8(1Qualcomm Technologies, Inc. IPQ40xx/AP-DK01.1-C1 !qcom,ipq4019,chosenaliases=/soc/spi@78b5000B/soc/i2c@78b7000memoryGmemoryScpuscpu@0Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1enSw ~  @  )cpu@1Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1enSw ~cpu@2Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1enSw ~cpu@3Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1e n Sw ~pmu!arm,cortex-a7-pmu clockssleep_clk !fixed-clock~xo !fixed-clock~lsoc !simple-businterrupt-controller@b000000!qcom,msm-qgic2S  clock-controller@1800000!qcom,gcc-ipq4019Spinctrl@0x01000000!qcom,ipq4019-pinctrlS0    serial_pinmuxmux)gpio60gpio61 .blsp_uart07spi_0_pinmux  pinmux .blsp_spi0)gpio55gpio56gpio57pinmux_cs.gpio)gpio54pinconf)gpio55gpio56gpio57D 7pinconf_cs)gpio54D7Sdma@7884000!qcom,bam-v1.7.0S@0 w_bam_clkkv~okspi@78b5000!qcom,spi-qup-v2.2.1SP _w _coreiface~ok default  6mx25l25635e@0S !mx25l25635en6i2c@78b7000!qcom,i2c-qup-v2.2.1Sp` aw _ifacecore ~disableddma@8e04000!qcom,bam-v1.7.0S@ w!_bam_clkkv~ok  crypto@8e3a000!qcom,crypto-v5.1S`w!"#_ifacebuscore  rxtx~okclock-controller@b088000!qcom,kpss-acc-v1S  clock-controller@b098000!qcom,kpss-acc-v1S  clock-controller@b0a8000!qcom,kpss-acc-v1S  clock-controller@b0b8000!qcom,kpss-acc-v1S    regulator@b089000 !qcom,saw2S regulator@b099000 !qcom,saw2S  regulator@b0a9000 !qcom,saw2S  regulator@b0b9000 !qcom,saw2S    serial@78af000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmS k~okw _coreifacerxtxdefaultserial@78b0000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmS l ~disabledw _coreifacerxtxwatchdog@b017000$!qcom,kpss-wdtqcom,kpss-wdt-ipq4019S p@w ~okrestart@4ab000 !qcom,psholdSJtimer!arm,armv7-timer0~l #address-cells#size-cellsmodelcompatibleinterrupt-parentspi0i2c0device_typeregenable-methodqcom,accqcom,sawclocksclock-frequencyoperating-pointsclock-latencyinterrupts#clock-cellslinux,phandlerangesinterrupt-controller#interrupt-cells#reset-cellsgpio-controller#gpio-cellspinsfunctionbias-disabledrive-strengthoutput-highclock-names#dma-cellsqcom,eestatuspinctrl-0pinctrl-namescs-gpiosspi-max-frequencyqcom,controlled-remotelydmasdma-namesregulatortimeout-sec