

原理图编辑器

The KiCad Team

Table of Contents

KiCad 原理图编辑器简介	2
初始配置	2
原理图编辑器的用户界面	4
浏览编辑画布	4
快捷键	5
Selection and the selection filter	5
左侧工具栏显示控制	6
原理图创建和编辑	7
简介	7
原理图编辑操作	7
网格和捕获	8
编辑对象属性	10
使用符号	12
位号和符号批注	28
电气连接	31
网络类	43
Component classes	48
Graphics and text	49
Schematic editing convenience functions	61
原理图设置	62
Opening legacy schematics	72
层次原理图	76
简介	76
在设计中添加原理图	76
原理图之间导航器	77
原理图之间的电气连接	78
层次化设计实例	82
检查原理图	85
查找工具	85
Search panel	86
网络高亮显示	87
Net navigator	87
从 PCB 上交叉探测	88
Electrical rules checking	89
分配封装	103
在符号属性中分配封装	103
放置符号时分配封装	105
用封装分配工具分配封装	106
正向和反向批注	114
从原理图更新 PCB（正向批注）	114
从 PCB 上更新原理图（反向批注）	117

生成输出	120
打印	120
绘图	120
Generating a bill of materials	123
生成网表	127
符号和符号库	134
管理符号库	134
创建和编辑符号	137
浏览符号库	163
Schematic design blocks	165
Using design blocks in a schematic	166
Saving and managing design blocks	167
仿真器	170
分配模型	170
值的表示	179
SPICE 标识符	180
运行仿真	180
Viewing simulation results	191
调整元件	197
Saving simulation setups	198
Exporting simulation results	199
Troubleshooting simulations	200
Helpful hints	201
高级主题	206
配置和定制	206
文本变量	206
数据库关联库文件	208
HTTP Libraries	213
自定义网表和 BOM 格式	214
操作参考	229
原理图编辑器	229
通用	237

KiCad 9.0 Reference Manual

NOTE

本手册正在修订中，以涵盖KiCad的最新稳定发布版本。它包含一些内容尚未编写完成。我们希望您能耐心等待我们的志愿技术作者完成这项工作。同时我们也欢迎新的贡献者加入我们的行列，帮助我们使 KiCad 的文档比以前更好。

Copyright

本文件的版权 © 2010-2024 由下列贡献者拥有。您可以根据 GNU 通用公共许可证 (<http://www.gnu.org/licenses/gpl.html>) 第 3 版或更高版本，或知识共享署名许可证 (<http://creativecommons.org/licenses/by/3.0/>) 第 3.0 版或更高版本的条款发布或修改它。

本指南中的所有商标均属于其合法所有者。

Contributors

Jean-Pierre Charras, Fabrizio Tappero, Wayne Stambaugh, Graham Keeth

翻译人员

Liu HanCheng <buaa_cnlhc@buaa.edu.cn>, 2018.

Qinghan Hu <qinghan.hu@gmail.com>, 2023.

taotieren <admin@taotieren.com>, 2019-2024.

Feedback

The KiCad project welcomes feedback, bug reports, and suggestions related to the software or its documentation. For more information on how to submit feedback or report an issue, please see the instructions at <https://www.kicad.org/help/report-an-issue/>

Software and Documentation Version

This user manual is based on KiCad 9.0.6. Functionality and appearance may be different in other versions of KiCad.

Documentation revision: 90da21fb.

KiCad 原理图编辑器简介

The KiCad Schematic Editor is a schematic capture application distributed as a part of KiCad and available for the following operating systems:

- Linux
- Apple OS X
- Windows

无论是什么操作系统，所有的 KiCad 文件都能 100% 兼容所有操作系统。

The Schematic Editor is an integrated application where all functions of schematic drawing, PCB footprint selection, library management, and data transfer to and from the PCB design software are carried out within the editor itself.

The KiCad Schematic Editor is intended to communicate directly with the KiCad PCB Editor for designing printed circuit boards without using any intermediate files. It can also export netlist files, which list all the electrical connections, for other packages.

原理图编辑器包括一个符号库编辑器，它可以创建和编辑符号并管理库。它还集成了现代原理图设计软件所需的额外但基本的功能：

- Electrical rules check (ERC) for automatic detection of incorrect and missing connections
- Circuit simulation using ngspice
- 以多种格式导出绘图文件（Postscript, PDF, HPGL 和 SVG）
- 物料清单生成（通过 Python 或 XSLT 脚本，允许许多灵活的格式）。


原理图编辑器以几种方式支持多原理图设计：

- 扁平的层次结构（原理图页面在主图中没有明确的连接）。
- 简单的层次结构（每张原理图只使用一次）。
- 复杂的层次结构（有些原理图页面被多次使用）。

层次结构原理图会在[后续章节](#)详细描述。

初始配置

当原理图编辑器首次运行时，如果在 KiCad 配置文件夹中没有找到全局符号库表文件 `sym-lib-table`，那么 KiCad 将询问如何创建该文件：




推荐使用第一个选项（**复制默认全局符号库表（推荐）**）。默认的符号库表包括所有标准符号库，作为 KiCad 的一部分安装。

如果该选项被禁用，则 KiCad 无法找到默认的全局符号库表。这可能意味着你没有和 KiCad 一起安装标准符号库，或者它们没有被安装在 KiCad 期望找到的地方。在某些系统中，KiCad 库是作为一个单独的软件包安装的）。

- 如果你已经安装了标准的 KiCad 符号库并想使用它们，但第一个选项被禁用，请选择第二个选项并浏览到安装 KiCad 库的目录中的 `sym-lib-table` 文件。
- 如果你已经有一个你想使用的自定义符号库表，选择第二个选项并浏览你的 `sym-lib-table` 文件。
- 如果你想从头开始构建一个新的符号库表，选择第三个选项。

Symbol library management, including how to re-run this initial configuration, is described in more detail [later](#).

原理图编辑器的用户界面



原理图编辑器的主要用户界面如上图所示。中间包含主编辑画布，其周围有：

- 顶部工具栏（文件管理、缩放工具、编辑工具）。
- Left toolbar (display options), [Hierarchy Navigator](#), [Properties Manager](#), and the [selection filter](#) at left
- 信息面板和底部的状态栏
- Right toolbar (drawing and design tools) and [Design Block panel](#) at right

浏览编辑画布

编辑画布显示正在设计的原理图。你可以平移和缩放到原理图的不同部分，并打开设计中的任何原理图页。

默认情况下，用鼠标中键或右键拖动会平移画布视图，滚动鼠标滚轮会放大或缩小视图。你可以在偏好设置中的鼠标和触摸板部分改变这一行为（详见[配置和定制](#)）。

在顶部的工具栏中还有其他几个缩放工具：

- 放大视口中心。
- 缩小视口中心。
- 放大到适合原理图页大小。
- 缩放到适合原理图中的每个对象（不包括图框）。例如，如果有对象放置在图框之外，在放大到对象之后，它们就会显现出来。
- 允许你画一个方框来确定缩放的区域。

光标的当前位置显示在窗口的底部（X 和 Y），还有当前的缩放系数（Z）、光标的相对位置（dx、dy 和 dist）、网格设置和显示单位。

按 **Space** 可以将相对坐标重置为零(dx, dy, and dist)。这对于测量两点之间的距离或对齐物体很有用。

快捷键

按 **Ctrl** + **F1** 快捷键显示当前快捷键列表。默认的快捷键列表包括在本手册的 [操作参考](#) 部分。

本手册中描述的快捷键使用了标准 PC 键盘上的按键布局。在苹果键盘布局中，使用 **Cmd** 键来代替 **Ctrl**，使用 **Option** 键来代替 **Alt**。

许多操作默认没有分配快捷键，但可以使用快捷键编辑器（**偏好设置** → **偏好设置...** → **快捷键**）分配或重新定义快捷键。

NOTE

许多通过快捷键进行的操作也可以在上下文菜单中使用。要访问上下文菜单，在编辑画布上点击右键。根据所选择的内容或所使用的工具，将有不同的操作。

快捷键存储在 KiCad 的配置目录下的 `user.hotkeys` 文件中。这个位置是平台相关的：

- Windows: `%APPDATA%\kicad\9.0\user.hotkeys`
- Linux: `~/.config/kicad/9.0/user.hotkeys`
- macOS: `~/Library/Preferences/kicad/9.0/user.hotkeys`

KiCad 可以使用快捷键编辑器中的 **导入快捷键** 按钮从 `user.hotkeys` 文件中导入快捷键设置。

Selection and the selection filter

使用鼠标左键选择编辑画布中的对象。单击一个对象将选择它。点击并拖动将执行一个框选。从左到右的框选将只选择完全在框内的对象。从右到左的方框选择将选择任何接触到方框的对象。从左到右的选择框是用黄色画的，光标表示排他性选择，从右到左的选择框是用蓝色画的，光标表示包容性选择。


在点击或拖动时按住辅助按键，可以修改选择动作。在点击选择单个对象时，以下辅助键适用：

辅助键 (Windows)	辅助键 (Linux)	辅助键 (macOS)	选择效果
Ctrl	Ctrl	Cmd	切换选择。
Shift	Shift	Shift	将对象添加到现有的选择中。
Ctrl + Shift	Ctrl + Shift	Cmd + Shift	从现有的选择中删除对象。
长按	长按或 Alt	长按或 Option	从弹出菜单中澄清选择。

以下辅助键适用于使用拖拽执行框选操作时：

辅助键 (Windows)	辅助键 (Linux)	辅助键 (macOS)	选择效果
Ctrl	Ctrl	Cmd	切换选择。
Shift	Shift	Shift	在现有的选择中添加对象。
Ctrl + Shift	Ctrl + Shift	Cmd + Shift	从现有的选择中删除对象。

The selection filter panel in the lower left corner of the Schematic Editor window controls which types of objects can be selected with the mouse. Turning off selection of unwanted object types makes it easier to select items in a busy schematic. The "All items" checkbox is a shortcut to turn the other items on and off. You can right-click any object type in the selection filter to quickly change the filter to only allow selecting that type of object.
















选择一个对象会在窗口底部的信息面板上显示该对象的信息。双击一个对象可以打开一个窗口来编辑该对象的属性。

按 **ESC** 将取消当前的工具或操作并返回到选择工具。在选择工具处于活动状态时按下 **ESC** 将清除当前的选择。

左侧工具栏显示控制

左侧工具栏提供了改变原理图编辑器中对象显示的选项。

	Turns grid display on/off. Note: by default, hiding the grid does not disable grid snapping . This behavior can be changed in the Display Options section of Preferences.
	Turns item-specific grid overrides on/off.
<div>  </div>	Display/entry of coordinates and dimensions in inches, mils, or millimeters.
	Switches between full-screen and small editing cursor (crosshairs).
	Turns invisible pin display on/off.
<div>  </div>	Switches between free angle, 90 degree mode, and 45 degree mode for placement of new wires, buses, and graphical shapes.
	Turns automatic symbol annotation on/off. When on, symbols will have their reference designators automatically set to the lowest available reference when they are added to the schematic.
	Opens and closes the docked Hierarchy Navigator panel.
	Opens and closes the docked Properties Manager panel.

原理图创建和编辑

简介

用 KiCad 设计的原理图不仅仅是一个电子设计的简单图形表示。它通常是开发链的切入点，可用于：

- 根据一套规则（[电气规则检查](#)）进行验证，以发现错误和遗漏。
- 自动生成[物料清单](#)。
- [生成网表](#)用于仿真软件，如 SPICE。
- [定义电路](#)，同步到 PCB 布局布线。









原理图主要由符号、导线、标签、结点、总线和电源符号组成。为了使原理图更清晰，你可以放置纯图形元素，如总线入口、注释和折线。




















符号是从符号库中添加到原理图中的。原理图制作完成后，网络连接和封装的集合被导入 PCB 编辑器，用于设计电路板。

原理图可以使用单一的原理图页面，也可以分割成多个原理图页面。在 KiCad 中，多张原理图是按层次组织的，有一个根原理图和子原理图。每个原理图都是它自己的 `.kicad_sch` 文件，它本身就是一个完整的 KiCad 原理图。层次原理图的工作在[层次原理图](#)章节中描述。

原理图编辑操作



原理图编辑工具位于右侧工具栏中。当一个工具被激活时，它将一直处于活动状态，直到选择了另一个工具或用 Esc 键取消该工具。当其他工具被取消时，选择工具总是被激活。



	Selection tool (the default tool)
	Highlight a net by marking its wires and net labels with a different color. If the PCB Editor is also open then copper corresponding to the selected net will be highlighted as well. Net highlighting can be cleared by clicking with the highlight tool in an empty space, or by using the Clear Net Highlighting hotkey (⌘).
	Display the symbol selector dialog to place a new symbol.
	Display the power symbol selector dialog to place a new power symbol.
	Draw a wire .
	Draw a bus .
	Draw wire-to-bus entry points . These elements are only graphical and do not create a connection, thus they should not be used to connect wires together.
	Place a "no-connection" flag . These flags should be placed on symbol pins which are meant to be left unconnected. "No-connection" flags indicate to the Electrical Rule Checker that the pin is intentionally unconnected and not an error. They also affect schematic connectivity for stacked symbol pins.

	Place a junction . This connects two crossing wires or a wire and a pin, which can sometimes be ambiguous without a junction (i.e. if a wire end or a pin is not directly connected to another wire end).
	Place a local label . Local labels connect items located in the same sheet . For connections between two different sheets, use global or hierarchical labels.
	Place a net class directive label .
	Place a directive rule area .
	Place a global label . All global labels with the same name are connected, even when located on different sheets.
	Place a hierarchical label . Hierarchical labels are used to create a connection between a subsheet and the sheet's parent sheet. See the Hierarchical Schematics section for more information about hierarchical labels, sheets, and pins.
	Place a hierarchical subsheet . You must specify the file name for this subsheet.
	Place a hierarchical sheet pin on a sheet corresponding to a hierarchical label that has been added in the target sheet.
	Sync hierarchical sheet pins and hierarchical labels . This displays a list of all the hierarchical labels in each subsheet and lets you manage the corresponding hierarchical sheet pins.
	Place text .
	Place a text box .
	Place a table .
	Draw a rectangle .
	Draw a circle .
	Draw an arc .
	Draw a bezier curve .
	Draw graphic lines . Note: Lines are graphical objects and are not the same as wires placed with the Wire tool. They do not connect anything.
	Place a bitmap image .
	Delete clicked items.

网格和捕获

Both grid and connected object snapping can be disabled while moving the mouse by using the modifier keys in the table below.



NOTE 在苹果键盘上，使用  键而不是  。


Modifier Key	Effect
	Disable grid snapping.
	Disable connected object snapping.


The default grid size is 50 mil (0.050") or 1.27 millimeters. This is the recommended grid for placing symbols and wires in a schematic and for placing pins when designing a symbol in the Symbol Editor. Smaller grids can also be used, but this is intended only for text and symbol graphics, and not recommended for placing pins and wires.

NOTE 导线只有在两端完全重合的情况下才能与其他导线或引脚连接。因此，保持符号引脚和导线与网格对齐是非常重要的。建议在放置符号和绘制导线时始终使用 50 mil 的网格，因为 KiCad 标准符号库和所有遵循其风格的库也使用 50 mil 的网格。**使用 50 mil 以外的网格尺寸将导致原理图没有正确的连接！**

NOTE 符号、导线和其他没有对准网格的元素，可以通过选择它们，点击右键，并点击 **将元素对准网格**，将它们重新对准网格。

You can adjust the grid size by right-clicking and selecting a new grid from the list in the **Grid** submenu. Pressing the  or  hotkeys will cycle to the next and previous grid in the list, respectively.

You can also select a new grid or edit the available grids in the **Grids** pane of the preferences dialog. As a shortcut to reach this dialog, right click the  button on the left toolbar and select **Edit Grids...**



In this dialog you can select an active grid from the list of grids, reorder the list of grids (\uparrow / \downarrow), and add ($+$), remove (trash), or edit (pencil) grids. Grids defined in this dialog can have unequal X and Y spacing as well as an optional name. The grid spacing and name are specified when you create or edit a grid.

This dialog also lets you designate two grids from the list as "Fast Grids", which can be quickly selected using $\text{Alt} + 1$ and $\text{Alt} + 2$.

Finally, you can configure grid overrides for different types of objects. Grid overrides let you set particular grid sizes for different types of objects which will be used instead of the default grid when working with those objects. For example, you can set a 50 mil grid for wires and connected items while using smaller grids to finely position text and graphics. Grid overrides can be individually enabled and disabled in this dialog, or globally enabled and disabled using the grid button on the left toolbar ($\text{Ctrl} + \text{Shift} + \text{G}$).

The visual appearance of the grid can also be customized in several ways. You can change the thickness of the grid markings, switch their shape (dots, lines, or crosses), and set the minimum displayed spacing in the **Display Options** page of the preferences dialog, and you can change the grid color in the **Colors** page of the preferences dialog.

The grid can be shown or hidden using the grid button on the left-hand toolbar. By default the grid is still active even if it is hidden, but this is configurable in the **Display Options** preferences page. There you can set the grid to be disabled when it is hidden or even disable the grid entirely.

编辑对象属性

All objects have properties that are editable in a dialog. Use the hotkey E or select **Properties** from the right-click context menu to edit the properties of selected item(s). You can only open the properties dialog if all the items you have selected are of the same type. For many object types, like symbols, you can only edit

the properties of a single item at one time. To edit the properties of multiple items at once, including items with different types, you can use the Properties Manager.

符号属性

单元:
A

方向 (度):

0

+90

+180

-90

方向:

默认

X轴镜像

Y轴镜像

转换形状

库符号:
kit-dev-coldfire-xilinx_5213_schlib:CONN_13X2

验证 修改

符号 ID:
461BAEE7

编辑Spice模型

重置字段属性

更新字段值

字段:

名称	值
参考标识符	BDM_PORT1
值	CONN_13X2
封装	Connector_PinHeader_2.54m...
数据手册	

↑

↓

←

→

水平位置:

左对齐

居中

右对齐

垂直位置:

顶部对齐

居中

底部对齐

可见性:

显示

旋转

字体风格:

标准

斜体

加粗

加粗斜体

字段名称:
数据手册

字段值:

显示Datasheet数据手册

字体大小: 1.524 mm

位置 X: 0.000 mm

位置 Y: 0.000 mm

确定

取消

You can only use the properties dialog to edit one item at a time. To edit multiple items, use the Properties Manager, described below. There are also other tools that can be used to edit specific types of objects in bulk, such as the [Edit Text and Graphics tool](#) for editing visual properties of text, symbol fields, labels, and graphic shapes, or the [Symbol Fields Table](#) for editing symbol fields in bulk.

You can also view and edit item properties using the Properties Manager. The Properties Manager is a docked panel that displays the properties of the selected item or items for editing. If multiple types of items are selected at once, the properties panel displays only the properties shared by all of the selected item types.

11

Properties ✕

Symbol

Basic Properties

Position X

7650 mils

Position Y

3850 mils

Orientation

0

Mirror X

☐

Mirror Y

☐

Fields

Reference

R1

Value

1k

Library Link

Device:R_US

Library Description

Resistor, US symbol

Keywords

R res resistor

Attributes

Exclude From Board

☐

Exclude From Simulation

☐

Exclude From Bill of Materials

☐

Do not Populate

☐

Editing a property in the Properties Manager immediately applies the change. When multiple items are selected, property modifications are applied to each selected item individually, not to the whole selection as a group. For example, when changing the orientation of multiple items, each item is individually rotated around its own origin, not the group's origin.

Show the Properties Manager with **View** → **Panels** → **Properties** or the  button on the left toolbar.

In properties dialogs and many other dialogs, any field that contains a numeric value can also accept a basic math expression that results in a numeric value.

For example, a dimension may be entered as `2 * 2mm`, resulting in a value of `4mm`. Basic arithmetic operators as well as parentheses for defining order of operations are supported. Units can also be specified, and unit conversions are performed automatically, so `1in + 1mm` evaluates to `26.4mm`.


使用符号

放置符号

要将符号摆放到原理图中，可以使用图标  或者快捷键 `A`。出现选择符号对话框，让您选择要添加的符号。符号按符号库分组。



默认情况下，仅显示符号/库名称和描述列。可以通过右键单击列标题并选择“**选择列**”来添加其他列。

The Choose Symbol dialog filters symbols by name, keywords, description, and all additional symbol fields according to what you type into the search field. You can choose to sort search results alphabetically or by best match by clicking on the  button.

有一些高级筛选器可用：

- **Wildcards:** * matches any number of any characters, including none, and ? matches any single character.
- **Key-value pairs:** if a library part's description or keywords contain a tag of the format "Key:123", you can match relative to that by typing "Key>123" (greater than), "Key<123" (less than), etc. Numbers may include one of the following case-insensitive suffixes:

p	n	u	m	k	meg	g	t
10^{-12}	10^{-9}	10^{-6}	10^{-3}	10^3	10^6	10^9	10^{12}

ki	mi	gi	ti
2^{10}	2^{20}	2^{30}	2^{40}

- **Regular expressions:** if you're familiar with regular expressions, these can be used too. The regular expression flavor used is the [wxWidgets Advanced Regular Expression style](#), which is similar to Perl regular expressions.


如果符号指定了一个默认的封装，这个封装将在右下方预览。如果符号包括封装过滤器，可以在右边的封装下拉菜单中选择满足封装过滤器的备用封装。

选择一个要放置的符号后，该符号将被吸附在光标上。左键点击原理图中所需要摆放的位置，将符号放入原理图中。在将符号放入原理图之前，可以通过快捷键或右键菜单来旋转、镜像或编辑它的字段。这些操作也可以在放置后进行。

如果 **放置重复副本** 选项被选中，在放置一个符号后 KiCad 将开始放置该符号的另一个副本。这个过程一直持续到用户按下 **Esc**。

对于有多个单元的符号，如果 **放置所有单元** 选项被选中，在放置符号后 KiCad 将开始放置该符号中的下一个单元。这将持续到最后一个单元被放置或用户按下 **Esc**。

放置电源符号

电源符号是代表与电源网络连接的符号。这些符号被分组在 **power** 库中，所以可以使用符号选择器来放置。然而，由于电源的放置很频繁， 工具是可用的。这个工具使用方法类似，只是搜索是直接在 **power** 库和其他包含电源符号的库中进行。

移动符号

符号可以用移动 (**M**) 或拖动 (**G**) 工具移动。这些工具将作用于选定的符号，如果没有选定符号，则作用于光标下的符号。

移动 工具移动符号本身，而不保持与符号引脚的导线连接。

拖动 工具在移动符号时不会破坏其引脚的导线连接，因此也会移动连接的导线。


你也可以用鼠标点击并拖动符号，这取决于偏好设置中 **鼠标和触摸板** 部分的 **左键拖动手势** 设置。

符号也可以旋转 (**R**) 或在X (**X**) 或Y (**Y**) 方向上进行镜像。

编辑符号属性

Symbols in the schematic can be individually edited, both in terms of their properties (fields, attributes, etc.) and in terms of their pins and graphics. Editing a symbol in the schematic only affects that particular instance of the symbol; it does not affect any other copies of that symbol in the schematic, and it does not affect the library symbol.

To edit the properties of a symbol in the schematic, open its properties dialog (**E**). You can also double-click the symbol.




The Symbol Properties window displays all the fields of a symbol in a table. New fields can be added, and existing fields can be deleted, edited, reordered, moved, or resized. Fields can be arbitrarily named, but names beginning with `ki_`, e.g. `ki_description`, are reserved by KiCad and should not be used for user fields. All symbol fields will be added to the symbol's corresponding footprint when the [PCB is updated from the schematic](#).



每个字段的名称和值可以是可见的或隐藏的，并且有几个格式化选项：水平和垂直对齐、方向、位置、字体、文本颜色、文本大小和黑体/斜体。字段的自动放置也可以在每个字段的基础上启用。显示位置始终针对正常显示的符号（无旋转或镜像）指示，并且与符号的锚点相关。

NOTE

符号字段的格式化选项可以通过右击符号字段表的标题行来显示或隐藏，并启用或禁用所需的列。默认情况下，不是所有的列都显示。


Several fields have special behavior:

- The **Footprint** field defines which footprint will correspond to the symbol in the board design. When the footprint field is selected, you can click the  button to open the [footprint chooser](#) to assign a footprint to the symbol. See the [Assigning Footprints](#) section for other ways to assign footprints.


The **Datasheet** field can contain the manufacturer's datasheet for the symbol. You can right click a symbol in the editing canvas and choose **Show Datasheet** () to open the datasheet listed in the symbol. A symbol's datasheet can be a local file or a file at a remote URL, like the manufacturer's website. You can choose a local file using a file browser by selecting the datasheet field in the symbol's properties, then clicking the  button. If you enable the **Embed File** checkbox in the file browser, the datasheet will be embedded in the schematic instead of being referenced as an external file. This means the datasheet will be available on any computer. For more information, see the [embedded files documentation](#).

符号有几个属性，它们会影响 KiCad 其他部分对符号的处理方式。

- **Exclude from simulation** prevents the symbol from being included in SPICE simulations. Symbols that are excluded from simulation are drawn with a grey outline around them and a simulation waveform icon to their bottom right, as shown below. The color of the outline and icon is configurable by editing the "Excluded-from-simulation Markers" color in the selected colorscheme. The visual marker (the outline and the icon) can be disabled completely by disabling **View** → **Mark items which are excluded from simulation**.



- **Exclude from bill of materials** prevents the component from being included in [BOM exports](#).
- **Exclude from board** means that the symbol is schematic-only, and a corresponding footprint will not be added to the PCB.
- **Do not populate** means that the component should not be attached to the PCB, although a corresponding footprint should still be added to the board. DNP symbols appear desaturated and with a red "X" over them in the schematic, as shown below. The color of the "X" is configurable by editing the "DNP Markers" color in the selected colorscheme.



To edit the symbols's form, i.e. its pins and graphics, you need to use the [symbol editor](#). There are two buttons for opening a symbol in the editor, depending on whether you want to edit a single copy of a symbol in the schematic or a symbol's source copy in the library.

- **Edit Symbol...** will open the specific instance of the symbol in the symbol editor. Editing this symbol will only affect this one instance of the symbol in the schematic. It will not affect other instances of the symbol in the schematic, and it will not affect the library copy of the symbol. You can also open a schematic symbol in the symbol editor by right clicking the symbol in the schematic and selecting **Edit with symbol editor** (**Ctrl** + **E**).
- **Edit Library Symbol...** will open the library copy of the symbol in the symbol editor. Editing the library copy of the symbol will edit the symbol in the symbol library, but will not immediately affect any instances of that symbol in the schematic. To update symbols in the schematic with changes to the library symbol, use the **Update Symbol from Library...** tool. Editing the library symbol in this way is equivalent to opening the symbol editor, opening the appropriate symbol in its library, and editing it.


The **Update Symbol from Library...** button is used to update the schematic's copy of the symbol to match the copy in the library. The **Change Symbol...** button is used to swap the current symbol to a different symbol in the library. These functions are described [later](#).

The **Simulation Model...** button opens the [Simulation Model Editor](#) for specifying the symbol's behavior in [SPICE simulations](#).

单独编辑符号字段

可以用 **E** 快捷键直接编辑单个符号文本字段（选择字段而不是符号），或者双击字段。

一些符号字段有自己的快捷键，可以直接编辑它们。选定符号后，可分别用 **U**、**V** 或 **F** 快捷键编辑位号、值和封装字段。




该对话框中的选项与完整的 "符号属性" 对话框中的选项相同，但都是针对单个字段的。

Symbol fields can be automatically moved to an appropriate location with the Autoplace Fields action (select a symbol and press **O**). Field autoplacement is configurable in the Schematic Editor's Editing Options, including a setting to always autoplace fields. You can also disable autoplacement for individual fields in the Symbol Properties or Field Properties dialogs.


Alternate pin functions

Symbol pins can have alternate pin functions defined for them. Alternate pin functions allow you to select a different name, electrical type, and graphical style for a pin when a symbol has been placed in the schematic. This can be used for pins that have multiple functions, such as microcontroller pins.

Alternate pin functions are selected once a symbol has been placed in the schematic. The pin function is selected in the **Pin Functions** tab of the Symbol Properties dialog. Alternate definitions are selectable in the dropdown in the Alternate Assignment column. You can also select an alternate pin by right-clicking the pin and selecting a new function from the **Pin Function** menu.



Pins that have alternate functions available are displayed with a small graphical indicator next to the pin name, as shown in the screenshot below. To globally show or hide these indicators, use **View** → **Show Pin Alternate Icons**.



For information on how to add alternate pin functions to symbols, see the [symbol editor documentation](#).

Updating and exchanging symbols

When a symbol is added to the schematic, KiCad embeds a copy of the library symbol in the schematic so that the schematic is independent of the system libraries. Symbols that have been added to the schematic are

not automatically updated when the library changes. Library symbol changes are manually synced to the schematic so that the schematic does not change unexpectedly.

NOTE

You can use the [Compare Symbol with Library tool](#) to inspect the differences between a symbol in a schematic with its corresponding library symbol.

To update symbols in the schematic to match the corresponding library symbol, use **Tools** → **Update Symbols from Library...**, or right click a symbol and select **Update Symbol....** You can also access the tool from the [symbol properties dialog](#).

Update Symbols from Library

☐ Update all symbols in schematic

☒ Update selected symbol(s)

☐ Update symbols matching reference designator: U102

☐ Update symbols matching value: MCF5213-LQFP100

☐ Update symbols matching library identifier: kit-dev-coldfire-xilinx_5213:MCF5213-LQFP100

Update/Reset Fields

☐ Reference

☐ Value

☒ Footprint

☒ Datasheet

☒ Description

Select All Select None

Update Options

☐ Remove fields if not in library symbol

☐ Reset fields if empty in library symbol

☒ Update symbol shape and pins

☒ Update keywords and footprint filters

☒ Update/reset field text

☐ Update/reset field visibilities

☐ Update/reset field text sizes and styles

☐ Update/reset field positions

☐ Update/reset visibility of pin names/numbers

☐ Reset alternate pin to default

☐ Update/reset symbol attributes

☐ Reset custom power symbols

Output Messages

Show: ☐ All ☒ Errors 0 ☒ Warnings 0 ☒ Actions ☒ Infos

Save...

Close Update

The top of the dialog has options to choose which symbols will be updated:

- **Update all symbols in schematic:** all symbols in the schematic will be updated to match the library versions of the symbols.
- **Update selected symbol(s):** symbols that are selected in the schematic will be updated.
- **Update symbols matching reference designator:** symbols matching the specified reference designator will be updated. The reference designator field supports wildcards: ***** matches any number of any characters, including none, and **?** matches any single character.
- **Update symbols matching value:** symbols with the specified value will be updated. The value field supports wildcards: ***** matches any number of any characters, including none, and **?** matches any single character.
-


Update symbols matching library identifier: symbols that match the specified library identifier will be updated. Library identifiers consist of the symbol library name and the symbol name, separated by `:`.

The middle of the dialog has options to control what parts of the symbol will be updated. On the left, you can select which fields will be modified (updated or reset). On the right, you can select how to update those fields:

- **Remove fields if not in library symbol:** if selected, any fields that are in the schematic version of the symbol but not the library version will be deleted.
- **Reset fields if empty in library symbol:** if selected, any fields that are empty in the library version of the symbol will be set to empty in the schematic version of the symbol.
- **Update/reset field text:** if selected, field contents in the schematic version of the symbol will be updated to match the fields in the library version of the symbol. Any fields that are empty in the library version of the symbol will not be updated unless **Reset fields if empty in library symbol** is selected.
- **Update/reset field visibilities:** if selected, fields in the schematic version of the symbol will have their visibility updated to match the library version of the symbol.
- **Update/reset field text sizes and styles:** if selected, fields in the schematic version of the symbol will have their text sizes and styles updated to match the library version of the symbol.
- **Update/reset field positions:** if selected, fields in the schematic version of the symbol will be moved to match the locations of the fields in the library version of the symbol.
- **Update symbol shape and pins:** the symbol's shape and pins are always updated to match the library version of the symbol.
- **Update keywords and footprint filters:** The symbol's keywords and footprint filters are always updated to match the library version of the symbol.
- **Update/reset visibility of pin names/numbers:** if selected, the visibility of pin names and numbers in the schematic version of the symbol will be updated to match the visibility of the pin names and numbers in the library version of the symbol.
- **Reset alternate pin to default:** if selected, alternate pin functions selected for the symbol's pins will be reset to default pin functions.
- **Update/reset symbol attributes:** if selected, the schematic symbol attributes (**do not populate, exclude from simulation, exclude from BOM, exclude from board**) will be updated to match the library version of the symbol.
- **Reset custom power symbols:** if selected, the `Value` field of [power symbols](#) in the schematic will be updated to match the library versions of the symbols. If not selected, the `Value` field of power symbols will not be updated, even if the `Value` field of other non-power symbols would be updated. Note that changing the `Value` field of power symbols will change the global net associated with the power symbol.

The bottom of the dialog displays messages describing the update actions that have been performed, with filters for which types of messages to display (errors, warnings, actions, and/or infos).


To change an existing symbol to a different symbol, use **Edit** → **Change Symbols...**, or right click an existing symbol and select **Change Symbol....** This dialog is also accessible from the [symbol properties dialog](#).



The options for the Change Symbols dialog are very similar to the Update Symbols from Library dialog.

Another way to swap existing symbols for new ones is to use **Tools** → **Edit Symbol Library Links....** This dialog contains a table of every symbol in the design, grouped by current library symbol. By choosing a new symbol in the **New Library Reference** column, you can make all instances of the existing symbol instead point to the new symbol. If the **Update symbol fields from new library** option is used, the contents of the existing symbols' fields will be updated to match the new symbols' fields.


The **Map Orphans** button attempts to automatically remap orphaned symbols to symbols with the same name in an active library. For example, if there is a symbol with the current library reference `mylib:symbol123`, but the `mylib` library cannot be found, the **Map Orphans** button will attempt to find a symbol named `symbol123` in any of the libraries that are present. This button is only enabled if orphaned symbols are present in the schematic (see the [legacy schematics](#) section).




This dialog is primarily useful for managing symbols that appear in multiple libraries, when you want to switch from one library to another. For example, if a schematic uses symbols that are in both a global library and a project-specific library, the Symbol Library References dialog could be used to switch between using the global symbols or the equivalent project-specific symbols. It does not have features for fine-grained control of how fields are updated; for that, use the Change Symbols dialog.

Comparing symbols between schematic and library

When a symbol in a schematic diverges from the corresponding symbol in the original symbol library, you can use the Compare Symbol with Library tool to inspect the differences between the two versions of the symbol. Run the tool using **Inspect** → **Compare Symbol With Library**.




The **Summary** tab shows the name of the symbol, including its library and schematic reference designator, and provides a list of the differences between the schematic and library versions of the symbol.



The **Visual** tab shows a visual comparison of the schematic and library versions of the symbol. This can be used as a visual diff tool.


By default, the comparison displays both versions of the symbol superimposed on each other. To see the changes more easily, you can drag the slider at the bottom of the tab to the right to emphasize the library version of the symbol in the superimposed view (making the schematic version of the symbol more transparent) or drag it to the left to emphasize the schematic version (making the library version more transparent). At the far right and left ends of the slider, the schematic and library versions of the symbol, respectively, are fully hidden. It may be helpful to drag the slider back and forth to see the changes more clearly.


You can press the **A/B** button, or use the  hotkey, to quickly toggle back and forth between the schematic and library versions.

The screenshot above shows a visual comparison with the schematic version of the symbol deemphasized. You can see a partially transparent pin 5 (from the schematic version of the symbol) is in a different location

than the fully opaque pin 5 (from the library symbol). This indicates that the pin was moved in either the schematic or library version of the symbol.



符号字段表

符号字段表允许你在电子表格界面中查看和修改所有符号的字段值。你可以用  按钮打开符号字段表。




Cells are navigated with the arrow keys, or with **Tab** / **Shift** + **Tab** to move right / left and **Enter** to move down, respectively.

通过点击和拖动可以选择一个单元格范围。选定的整个单元格范围可以通过 (**Ctrl** + **C**) 或 (**Ctrl** + **V**) 进行复制或粘贴。从表中复制单元格的对于创建 BOM 非常有用。下面将介绍复制和粘贴单元格的更多细节。

The left pane contains a list of all available symbol fields, as well as some **virtual fields** such as Quantity and Item Number. You can add or remove any symbol field from the main table on using the **Show** checkboxes (fields can also be shown or hidden by right-clicking on the header of the main table). New symbol fields can be added using the **+** button; a field with that name will be added to every symbol. To rename the field, which changes the field name in all symbols, use the  button. The  button deletes the field from all symbols.

Each field has its own column label, which is displayed at the top of the corresponding column in the symbol fields table and in exported BOMs. The column label for each field is shown in the second column of in the left pane. A column label does not have to match the field name. To change a field's column label, select the field's row in the left pane, then click again in the column label cell of that row to edit it.

Similar symbols can optionally be grouped by any symbol field using the **Group By** checkboxes. Symbols are grouped into a single row in the table if all of their **Group By** fields are identical. The grouped row can be expanded to show the individual symbols by clicking the arrow at the left of the row. The **Group Symbols** checkbox enables or disables symbol grouping, and the  button recalculates groupings.

预置可用于配置字段列表。预置可存储显示的字段、用于分组的字段以及列顺序。您可以创建并保存自己的预置，也可以使用多个默认预置之一。自定义预置可以在此对话框或《原理图设置，原理图设置》对话框中删除。

Symbols can be filtered by reference designator using the **Filter** textbox at the top. The filter supports wildcards: ***** matches any number of any characters, including none, and **?** matches any single character. You can also change the display scope, showing only symbols in the current sheet, the current sheet and all of its subsheets, or the entire project. Symbols with the DNP (do not populate) attribute set can be optionally excluded by checking the **Exclude DNP** box.

You can cross-probe from this dialog by selecting a row in the table. Depending on the **Cross-probe action** setting at the bottom of the dialog, this can highlight the corresponding symbol in the schematic, select the corresponding symbol in the schematic, or do nothing. The selection action can also select the symbol's footprint in the board editor, depending on the PCB Editor cross-probing settings.

The Symbol Fields Table is also a bill of materials tool. You can use the **Export** button to save the symbol fields to an external file. The fields are exported to the BOM exactly as they are currently shown in the spreadsheet view. File format settings are configured in the **Export** tab. For more information about exporting a BOM, see the [BOM tool documentation](#).

Virtual fields

If you create a field in the Symbol Fields Table whose name begins with a [text variable](#), a virtual field will be created. Virtual fields have a value that is evaluated for each symbol based on the contents of the field name. For example, a virtual field named `${SYMBOL_NAME}` will evaluate to the symbol's name for each symbol. A virtual field can contain any text, as long as it starts with a text variable, so a virtual field named `${SYMBOL_LIBRARY}:${SYMBOL_NAME}` will evaluate to `<library name>:<symbol name>` for each symbol.

Virtual fields exist only in the Symbol Fields Table and in BOM exports. While they are displayed as a column in the dialog and BOMs, and they can be used to group or sort symbols in BOM exports just like regular fields, adding a virtual field in the Symbol Fields Table does not add a corresponding field to each symbol in the schematic.

Any [text variable](#) can be used in virtual fields, including sheet and project text variables.

Text variables that correspond to symbol attributes (`${DNP}`, `${EXCLUDE_FROM_BOARD}`, `${EXCLUDE_FROM_SIM}`, `${EXCLUDE_FROM_BOM}`) are displayed specially. In the Symbol Fields Table, they are shown as checkboxes for each symbol that directly set or unset the corresponding symbol attribute. In BOM exports, they expand to the friendly name of the attribute if the attribute is set (e.g. `Excluded from board` for `${EXCLUDE_FROM_BOARD}` and `DNP` for `${DNP}`) or to an empty string if the attribute is not set.

Finally, there are two special virtual fields that can be created:

- `${QUANTITY}` is a virtual field that contains the number of grouped instances of each symbol.
- `${ITEM_NUMBER}` is a virtual field that contains the row number of each symbol in the table.

简化填写字段的技巧

电子表格中有几种特殊的复制/粘贴方法，用于将数值粘贴到更大的区域，包括自动增加粘贴的单元格。这些功能在粘贴几个符号中共享的数值时可能很有用。

这些方法如下所示。

1. 复制 (Ctrl + C)	2. 选择目标单元格	3. 粘贴 (Ctrl + V)																																													
<table><tr><td>abc</td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	abc															<table><tr><td>abc</td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	abc															<table><tr><td>abc</td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	abc														
abc																																															
abc																																															
abc																																															
<table><tr><td>11</td><td>12</td><td>13</td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12	13													<table><tr><td>11</td><td>12</td><td>13</td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12	13													<table><tr><td>11</td><td>12</td><td>13</td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12	13												
11	12	13																																													
11	12	13																																													
11	12	13																																													
<table><tr><td>11</td><td></td><td></td></tr><tr><td>21</td><td></td><td></td></tr><tr><td>31</td><td></td><td></td></tr><tr><td>41</td><td></td><td></td></tr><tr><td>51</td><td></td><td></td></tr></table>	11			21			31			41			51			<table><tr><td>11</td><td></td><td></td></tr><tr><td>21</td><td></td><td></td></tr><tr><td>31</td><td></td><td></td></tr><tr><td>41</td><td></td><td></td></tr><tr><td>51</td><td></td><td></td></tr></table>	11			21			31			41			51			<table><tr><td>11</td><td>11</td><td>11</td></tr><tr><td>21</td><td>21</td><td>21</td></tr><tr><td>31</td><td>31</td><td>31</td></tr><tr><td>41</td><td>41</td><td>41</td></tr><tr><td>51</td><td>51</td><td>51</td></tr></table>	11	11	11	21	21	21	31	31	31	41	41	41	51	51	51
11																																															
21																																															
31																																															
41																																															
51																																															
11																																															
21																																															
31																																															
41																																															
51																																															
11	11	11																																													
21	21	21																																													
31	31	31																																													
41	41	41																																													
51	51	51																																													
<table><tr><td>11</td><td>12</td><td></td></tr><tr><td>21</td><td>22</td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12		21	22											<table><tr><td>11</td><td>12</td><td></td></tr><tr><td>21</td><td>22</td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12		21	22											<table><tr><td>11</td><td>12</td><td></td></tr><tr><td>21</td><td>22</td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12		21	22										
11	12																																														
21	22																																														
11	12																																														
21	22																																														
11	12																																														
21	22																																														
<table><tr><td>11</td><td>12</td><td>13</td></tr><tr><td>21</td><td>22</td><td>23</td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12	13	21	22	23										<table><tr><td>11</td><td>12</td><td>13</td></tr><tr><td>21</td><td>22</td><td>23</td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12	13	21	22	23										<table><tr><td>11</td><td>12</td><td>13</td></tr><tr><td>21</td><td>22</td><td>23</td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>	11	12	13	21	22	23									
11	12	13																																													
21	22	23																																													
11	12	13																																													
21	22	23																																													
11	12	13																																													
21	22	23																																													

NOTE

这些技巧在其他带有网格控制元素的对话框中也可以使用。

位号和符号批注


位号是设计中元件的唯一标识符。它们通常被印在 PCB 和装配图上，使你能够将原理图中的符号与电路板上的相应元件相匹配。


在 KiCad 中，位号由一个表示元件类型的字母（R 表示电阻，C 表示电容，U 表示集成电路，等等）及后面的数字组成。如果符号有多个单元，那么位号也会有一个表示单位的尾部字母。没有设置位号的符号有一个 ? 字符，而不是数字。位号必须是唯一的。

位号可以在符号添加到原理图时自动设置，也可以通过手动编辑单个符号的位号字段或使用批注工具批量设置或重置位号。

NOTE 设置一个符号的位号的过程被称为 **批注**。

自动批注

启用自动批注后，符号被添加到原理图中时将被自动批注。你可以在 **偏好设置** 中 **原理图编辑器** → **批注选项** 窗格中选中 **自动批注符号** 复选框来启用自动批注。自动批注也可以通过左侧工具栏的  按钮进行切换。




当同时添加多个符号时，它们会根据 **顺序** 设置进行批注，按 X 或 Y 位置排序。

编号 选项为新的位号设置起始编号。可以是最小的可用数字，也可以是基于原理图页码的数字。

关于批注选项的更多信息，请参见[批注工具](#)的文档。

批注工具

批注工具会自动为原理图中的符号指定位号。要启动批注工具，请点击顶部工具栏上的  按钮。

批注原理图

×

范围：

☒ 使用整个原理图
☐ 仅使用当前页面

顺序：

☒ X方向排序元件 (X)
☐ Y方向排序元件 (Y)



选项：

☒ 保持现有的批注
☐ 重置现有的批注
☐ 重置，但保持多单元器件的顺序

编号：

☒ 使用该数字之后的编号：
☐ 参考编号X100
☐ 参考编号X1000

☐ 保持对话框打开
☐ 不要求确认

批注

清除批注

关闭

批注信息：

显示：

☒ 所有
☒ 错误
☒ 警告
☒ 相关信息
☒ 活动

保存报告文件

该工具提供了几个选项来控制符号的批注方式。

Scope: Selects whether annotation is applied to the entire schematic, to only the current sheet, or to only the selected symbols. If the **Recurse into subsheets** option is selected, symbols in subsheets of the selected scope will be reannotated; otherwise symbols in subsheets will not be reannotated. For example, if **Recurse into subsheets** and **Selection only** selected, symbols in any selected subsheets will be reannotated.

Options: Selects whether annotation should apply to all symbols and reset existing reference designators, or apply only to unannotated symbols.

Order: Chooses the direction of numbering. If symbols are sorted by X position, all symbols on the left side of a schematic sheet will be lower numbered than symbols on the right side of the sheet. If symbols are sorted by Y position, all symbols on the top of a sheet will be lower numbered than symbols at the bottom of the sheet.


Numbering: Selects the starting point for numbering reference designators. The lowest unused number above the starting point is picked for each reference designator. The starting point can be an arbitrary number (typically zero), or it can be the sheet number multiplied by 100 or 1000 so that each part's reference designator corresponds to the schematic page it is on.

清除批注 按钮可以清除所选范围内的所有位号。

批注信息可以用底部的复选框进行过滤，或用 **保存...** 按钮保存到报告中。

电气连接

有两种主要的方式来建立连接：导线和标签。导线进行直接连接，而标签则与具有相同名称的其他标签连接。下面的原理图中显示了导线和标签的情况。



可以用总线进行连接，也可以通过隐藏电源引脚进行隐性连接。

本节还将讨论两种特殊类型的符号，可以用右侧工具栏上的 "电源符号" 按钮添加：

- **Power symbols:** symbols for connecting wires to a power or ground net.
- **PWR_FLAG:** a specific symbol for indicating that a net is powered when it is not connected to a power output pin (for example, a power net that is supplied by an off-board connector).

导线

导线用于在两点之间直接建立电气连接。要建立连接，必须将一段导线的末端与另一段导线或一个引脚相连。只有导线的末端才能建立连接；如果一根导线穿过另一根导线的中间，不会建立连接。

未连接的导线端有一个小方块，表示连接点。当连接到导线端时，这个方块就会消失。未连接的引脚有一个圆圈，连接完成时也会消失。

NOTE




导线只有在两端完全重合的情况下才能与其他导线或引脚连接。因此，保持符号引脚和导线与网格对齐很重要。建议在放置符号和绘制导线时始终使用 50 mil 的网格，因为 KiCad 标准符号库和所有遵循其风格的库也使用 50 mil 的网格。

NOTE

符号、导线和其他没有对准网格的元素，可以通过选择它们，右键点击，并选择 **将元素对准网格**，来将它们重新对准网格。

绘制和编辑导线

用导线连接对象，请使用右侧工具栏中的导线工具  (**W**)。也可以通过点击未连接的符号引脚或导线末端进行导线连接。

可以用左侧工具栏的  按钮将导线限制在 90 度角，或者用  按钮将导线限制在 45 度角。 按钮允许你以任意角度放置导线。可以使用 **Shift** + **Space** 在这些模式中循环，或者在 **偏好设置** → **原理图编辑器** → **编辑选项** 中选择所需的模式。这些模式除了影响导线外，还影响 [图形线](#)。


与 [PCB 编辑器中一样](#)，快捷键 **/** 切换导线的模式。

可以使用移动 (**M**) 或拖动 (**G**) 工具来移动和编辑导线。与符号一样，**移动** 工具只移动选定的线段，而不保持与其他导线的现有连接。而 **拖动** 工具则保持现有的连接。

可以使用 **选择连接** 工具 (**Alt** + **4**) 选择连接的导线。这个工具可以从所选导线或光标下的导线开始，选择所有与之相连的导线，直到到达一个结点。再次使用该工具可以将现有的选择范围扩大到下一个结点。

你可以通过右击导线并选择 **分割** 将一个导线分成两段。该导线将在当前的鼠标位置被分开。你也可以通过右击一个导线并选择 **断开** 将其与相邻的导线分开。

Normally the line style of a wire follows the net's [net class settings](#) (nets are in the **Default** net class if no other net class is specified). However, the line style for the selected wire segments can be overridden in the wire's properties dialog (**E** when a wire segment is selected). The wire's width, color, and line style (solid, dashed, dotted, etc.) can be set. Setting the width to 0, clearing the color, and using the **Default** line style uses the default width, color, and style, respectively, from the net class settings. If a wire junction is included in the selection, the junction size can also be edited here.



The dialog box titled "Wire & Bus Properties" contains the following fields and controls:


- Wire/bus width:** A text input field with the value "0" and a unit "mm".
- Color:** A color selection button showing a checkerboard pattern.
- Style:** A dropdown menu currently set to "Default" with a downward arrow button.
- Junction size:** A text input field with the value "-- leave unchanged --" and a unit "mm".

Below the fields, there is instructional text:

*Set width to 0 to use netclass's wire/bus widths.
Clear color to use Schematic Editor colors.*


At the bottom, there are three buttons: "Cancel", "Default", and "OK".

导线结点

交叉的导线不是隐式连接的。如果需要连接，必须明确地添加结点来连接它们（ 按钮在右侧工具栏）。结点将被自动添加到开始或结束于现有导线之上的导线。

在上面的原理图中，连接到 P1 引脚 18、19、20、21、22 和 23 的导线上使用了结点。

Junction size automatically follows the schematic's **Junction dot size** setting in **Schematic Setup** → **General** → **Formatting**. Color follows the [net class setting](#). The automatic size and color can be overridden in each junction dot's properties; a size of 0 is equivalent to the schematic default size, and clearing the color uses the net class color.






标签

标签是用来给导线和引脚分配网络名称的。具有相同网络名称的导线被认为是连接在一起的，所以标签可以用来进行连接，而不需要直接画线连接。

A net can only have one name. If two different labels are placed on the same net, an ERC violation will be generated. Only one of the net names will be used in the netlist. The final net name is determined according to the [rules described below](#).

有三种类型的标签，每种都有不同的连接范围。


- **Local labels**, also referred to simply as labels, only make connections within a sheet. Add a local label with the  button in the right toolbar.
- **Global labels** make connections anywhere in a schematic, regardless of sheet. Add a global label with the  button in the right toolbar.
- **Hierarchical labels** connect to hierarchical sheet pins and are used in [hierarchical schematics](#) for connecting child sheets to their parent sheet. Add a hierarchical label with the  button in the right toolbar.

NOTE 如果在同一个原理图页面，无论标签类型如何，具有相同名称的标签将被连接。

TIP You can convert from one type of label to another type of label using the [Change To](#) tools.

添加和编辑标签

使用相应按钮或快捷键创建标签后，会出现标签属性对话框。



The image shows the 'Global Label Properties' dialog box. It has a title bar with standard window controls. The main area is divided into several sections. At the top, there's a 'Label:' text field with a dropdown arrow on the right. Below it is a checkbox labeled 'Multiple label input' and a link to 'Syntax help'. The 'Fields' section contains a table with columns: Name, Value, Show, Show Name, H Align, V Align, Italic, and Bold. The first row has 'Sheet References' as the Name and '\${INTERSHEET_REFS}' as the Value. Below the table are buttons for adding (+), moving up (↑), moving down (↓), and deleting (trash). The 'Shape' section on the left has radio buttons for 'Input' (selected), 'Output', 'Bidirectional', 'Tri-state', and 'Passive'. The 'Formatting' section on the right includes a 'Font:' dropdown set to 'Default Font', a 'Text size:' field set to '60' with 'mils' as the unit, a 'Color:' field with a checkerboard icon, and a row of icons for bold (B), italic (I), left-align, right-align, center-align, and an 'Auto' checkbox. At the bottom right are 'Cancel' and 'OK' buttons.

Name	Value	Show	Show Name	H Align	V Align	Italic	Bold
Sheet References	\${INTERSHEET_REFS}	<input type="checkbox"/>	<input type="checkbox"/>	Center	Center	<input type="checkbox"/>	<input type="checkbox"/>

The **Label** field sets the label's text, which determines the net that the label assigns to its attached wire. You can choose a label name from a list of nets that are already in the schematic by clicking the dropdown menu next to the label name field.

Label text supports [markup](#) for overbars, subscripts, etc., as well as [variable substitution](#). Use the **Syntax help** link in the dialog for a summary.

When the **Multiple label input** option is enabled, the **Label** field supports entering multiple labels, with one label on each line. In this case, the dialog will create multiple independent labels in sequence, one per line.

TIP Multiple label input may be useful for copying labels from other sources, such as a spreadsheet.

有几个选项可以控制标签的外观。你可以改变文本的 [字体](#)、大小和颜色，并设置粗体和斜体以便强调。你还可以设置文本相对于标签连接点的方向。层次和全局标签有几个额外的选项：**自动** 选项根据连接的原理图元素自动设置标签方向，**形状** 选项控制标签轮廓的形状（**输入**、**输出**、**双向**、**三态** 或 **被动**）。轮廓形状纯粹是视觉上的，没有电气上的影响。


NOTE 默认文本大小可以在[原理图设置](#)中设置，默认字体可以在[优选项](#)中设置。

NOTE 在[原理图设置对话框](#)中，全局标签有额外的设置来控制标签文本周围的边距。

标签也可以添加字段。有两个字段有特殊的意义（"网络类" 和 "页面位号"，下面会介绍），但也可以添加任意字段。标签字段的行为类似于[符号字段](#)：你可以显示或隐藏它们的名称和值，调整对齐方式、方向、位置、大小、字体、颜色或进行强调。

NOTE


通过右击标签字段表的标题行，可以显示或隐藏标签字段的格式化选项，并启用或禁用所需的列。默认情况下，并非所有的列都显示。

与符号字段一样，标签字段可以通过从原理图中打开特定标签字段的属性进行单独编辑（双击标签字段，或使用  ）。

After accepting the label properties, the label is attached to the cursor for placement. The connection point for a label is the small square in the corner of the label. The square disappears when the label is connected to a wire or the end of a pin. If multiple labels were specified in the dialog, each label is attached to the cursor for placement after the previous label is placed.



连接点相对于标签文本的位置可以通过在标签的属性中选择不同的标签方向，或通过镜像/旋转标签来改变。

通过选择一个标签并使用  快捷键、双击该标签或在右键菜单中使用 **属性...**，可以随时访问标签属性对话框。

用标签分配网络类

In addition to assigning net names, labels can be used to assign net classes. A label field named **Net Class** assigns the specified net class to the net associated with the label. To make it easier to assign net classes in this way, **Net Class** is the default name for new label fields, and **Net Class** fields present a dropdown list of all the net classes that have been specified in [Schematic Setup](#) or [Board Setup](#).

You can also type in a net class that isn't explicitly listed in the Schematic/Board Setup priority list. Such implicit net classes can't be assigned any design settings, like net class color or track width, but they can still be used in DRC rule queries.

If multiple **Net Class** fields are added to a label, or multiple labels with **Net Class** fields are applied to a net, all of the specified net classes are assigned to the net.

For more information about assigning net classes, see the [net class documentation](#).

页面间引用

全局标签可以显示页面间引用，它展示了原理图中出现同一全局标签的其他地方的页码列表。点击页面间引用就可以进入所列出的页面。如果列出了多个引用，点击引用列表会弹出一个菜单来选择所需的页面。


页面间引用在 [原理图设置](#) 窗口的格式页面中进行全局控制。可以启用或禁用引用，并且可以调整列表的显示格式，包括可选的前缀或后缀字符。

下图显示了一个全局标签，其中有对其他两个原理图页面的引用。在原理图设置中，分别添加了前缀和后缀 [和] 。




全局标签会自动添加一个 "页面参考" 字段，其值为 "\${INTERSHEET_REFS}"，用于控制该标签的页面间引用。
\${INTERSHEET_REFS} 文本变量会被扩展为全局标签页面间引用的完整列表，和在原理图设置中的一致。页面间引用的可见性在 "原理图设置" 中全局控制，而不是通过 "页面间引用" 字段的可见性控制。对于其他类型的标签，"页面间引用" 字段没有意义。

总线

总线是一种在原理图中分组相关信号的方法，以简化复杂的设计。总线可以像导线一样用总线工具画出来 ，并像信号线一样用标签命名。

在下面的原理图中，许多引脚都连接到总线上，也就是中间的蓝色粗线。



总线成员

在 KiCad 6.0 及以后版本中，有两种类型的总线：矢量总线和分组总线。

一个 **矢量总线** 是一个信号的集合，以一个共同的前缀开始，以一个数字结束。矢量总线被命名为 `<前缀>[M..N]`，其中‘前缀’是任何有效的信号名称，M 是第一个后缀数字，N 是最后的后缀数字。例如，总线 `DATA[0..7]` 包含信号 `DATA0`、`DATA1`，以此类推，直到 `DATA7`。指定 M 和 N 的顺序并不重要，但两者必须是非负数。

一个 **分组总线** 是一个或多个信号和/或矢量总线的集合。分组总线可以用来把相关的信号捆绑在一起，即使它们有不同的名字。分组总线使用一种特殊的标签语法：

`<OPTIONAL_NAME>{SIGNAL1 SIGNAL2 SIGNAL3}`

该分组的成员被列在大括号（`{}`）内，用空格字符隔开。在大括号的前面有一个可选的分组名。如果分组总线没有命名，PCB 中产生的网络将作为该分组内的信号名称。如果分组总线有名字，产生的网络将以名字为前缀，用句号（`.`）分隔前缀和信号名称。

例如，总线 `{SCL SDA}` 有两个信号成员，在网表中这些信号将是 `SCL` 和 `SDA`。总线 `USB1{DP DM}` 将产生名为 `USB1.DP` 和 `USB1.DM` 的网表。对于在几个类似电路中重复出现的较大的总线的设计，使用这种技术可以节省时间。

分组总线也可以包含矢量总线。例如，总线 `MEMORY{A[7..0] D[7..0] OE WE}` 同时包含了矢量总线和普通信号，并将在 PCB 上形成 `MEMORY.A7` 和 `MEMORY.OE` 这样的网络。

总线的绘制和连接方式与信号线相同，包括使用结点来创建交叉线之间的连接。与信号线一样，总线不能有一个以上的名称—如果在同一总线上有两个冲突的标签，将产生一个 ERC 违规。

总线成员之间的连接

总线相同成员之间连接的引脚必须通过标签连接。不可能将一个引脚直接连接到总线上；这种连接方式将被 KiCad 忽略。

在上面的例子中，连接是通过放置在连接到引脚的导线上的标签来实现的。连接总线的总线入口（45 度的线段）只是图形化的，并不是形成逻辑连接的必要条件。

事实上，使用重复命令（`Insert`），如果元件引脚以递增的顺序排列，可以非常快速地进行连接（在实践中，这种情况常见于存储器、微处理器等元件）：

- 放置第一个标签（例如：PCA0）。
- 尽量使用重复命令来放置成员。KiCad 将自动创建下一个标签（PCA1，PCA2 ...）垂直对齐，理论上是在其他引脚的位置上。
- 在第一个标签下画线。然后使用重复命令将其他导线放在标签下。
- 如果需要，以同样的方式放置总线入口（放置第一个入口，然后使用重复命令）。

NOTE

在偏好设置菜单的 **原理图编辑器** → **编辑选项** 部分，你可以设置重复的参数：

- 水平间距
- 垂直间距
- 标签递增（标签可以递增或递减 1、2、3，等等）。

总线展开


展开工具允许你快速地从总线上分离出信号。要展开一个信号，请右击一个总线对象（一个总线导线等），并选择 **从总线上展开**。或者，当光标在一个总线对象上时，使用 **展开总线** 快捷键（默认：`C`）。该菜单允许你选择要展开的总线成员。

在选择总线成员后，下一次点击将把总线成员的标签放在所需的位置。该工具会自动生成一个总线入口和通向标签位置的导线。放置完标签后，你可以继续放置额外的导线（例如，连接到一个元件引脚），并以任何正常方式完成布线。

总线别名

总线别名是一种快捷方式，可以让你更有效地处理大型分组总线。它允许你定义一个分组总线，并给它一个简短的名称，然后可以在整个原理图中代替完整的分组名称。

要创建总线别名，请在 **原理图设置** 中打开 **总线别名定义** 窗格。



一个别名可以被命名为任何有效的信号名称。使用该对话框，你可以向别名添加信号或矢量总线。作为一种快捷方式，你可以输入或粘贴信号和/或总线的列表，用空格隔开，它们将全部被添加到别名定义中。在这个例子中，我们定义了一个名为 `USB` 的别名，成员为 `DP`、`DM` 和 `VBUS`。


After defining an alias, it can be used in a group bus label by putting the alias name inside the curly braces of the group bus: `{USB}`. This has the same effect as labeling the bus `{DP DM VBUS}`: the nets will be `DP`, `DM`, and `VBUS`. You can also add a prefix name to the group, such as `USB1{USB}`, which results in nets such as `USB1.DP`. For complicated buses, using aliases can make the labels on your schematic much shorter. Keep in mind that the aliases are just a shortcut, and the name of the alias is not included in the netlist.

总线别名被保存在创建别名时打开的原理图文件中。在 **总线别名定义** 窗口中，与所选别名相关的原理图文件显示在别名列表的底部。在一个给定的原理图页面中创建的任何别名都可以在同一层次设计中的任何其他原理图页面中使用。如果一个层次设计中的多个原理图包含相同名称的总线别名，这些别名必须都有相同的成员。如果多个同名的总线别名没有一致的成员，[ERC 将报告违规情况](#)。

Example

In the schematic below, a bus alias named `USB` is defined with members `DP`, `DN`.


The root sheet has three buses, one with label `{USB}`, with no prefix, and two with prefixes: `USB1{USB}` and `USB2{USB}`. The first bus results in nets `DP` and `DN`, the second results in nets `USB1.DP` and `USB1.DN`, and the third results in nets `USB2.DP` and `USB2.DN`.



When connecting to a sub-sheet, the hierarchical labels (and therefore hierarchical sheet pins) are named with the same syntax. They need the same members as the connected bus. As for bus labels, hierarchical labels can define a prefix or not. In this case, the hierarchical labels are named `{USB}` (i.e. no prefix) and `UA{USB}` and `UB{USB}`.

Within the subsheet, the hierarchical labels for the bus are what define the prefixes of displayed labels of unfolded bus members on that sheet. However, the nets resolve according to the connectivity with the parent sheet.

For example, the bus member labeled `UB.DP` in the subsheet has the label prefix `UB` due to the hierarchical label, and the resolved net name `/USB1.DP` due to the name of the bus in the parent sheet that connects to that hierarchical label.



有多个标签的总线

KiCad 5.0 或更早的版本允许将具有不同标签的总线连接在一起，并在网表编制时将这些总线的成员连接起来。这种行为在 KiCad 6.0 中被移除了，因为它与分组总线不兼容，而且还会导致网表的混乱，因为一个给定的信号将得到的名称不容易预测。

如果您在现代版本的 KiCad 中打开使用此功能的设计，您将看到“迁移总线”对话框，该对话框将指导您更新原理图，以便在任何给定的总线线路上只存在一个标签。

Migrate Buses

This schematic has one or more buses with more than one label. This was allowed in previous KiCad versions but is no longer permitted.

Please select a new name for each of the buses below.
A name has been suggested for you based on the labels attached to the bus.

Sheet	Conflicting Labels	New Label	Status
/	Q[7..0], D[7..0], R[5..0]	Q[7..0]	Updated
/	A[15..0], B[5..3], C[15..13]	A[15..0]	
/	Y[1..3], X[0..0], Z[4..5]	Y[5..0]	

Proposed new name:

A[15..0]

▼

Accept Name

OK

对于具有多个标签的每组总线，您必须选择要保留的标签。下拉名称框允许您在设计中存在的标签之间进行选择，或者您可以选择一个不同的名称并手动将新名称输入名称字段。

电源符号


Power symbols are symbols that are conventionally used to represent a connection to a power net, such as `VCC` or `GND`. Power symbols are virtual: they do not represent a physical component on the PCB.

In addition to being a visual indicator that the attached net is a power rail, power symbols make global connections: two power symbols with the `Value` connect to each other anywhere in the schematic, regardless of sheet. The power symbol's `Value` field determines the name of the attached net.

NOTE

In previous versions of KiCad, power symbols used invisible power input pins, which make implicit global connections based on the pin name as described [below](#). Beginning in KiCad 8, power symbols do not need to use invisible pins, and the global connection is made based on the power symbol's value.

在下图中，电源符号用于将电容器的正负极分别连接到 `VCC` 和 `GND` 网络上。



In the KiCad standard library, power symbols are found in the `power` library, but power symbols can be created in any library. Creating custom power symbols is described in the [symbol editor documentation](#). Instead of making a new symbol, you can also modify an existing power symbol in the schematic: changing its `Value` field will change the net the power symbol connects to.

网络名分配规则

原理图中的每个网络都被分配了一个名称，无论这个名称是由用户指定还是由 KiCad 自动生成。

当多个标签附加到同一个网时，最终的网名称将按以下顺序确定，从最高优先级到最低：

1. 全局标签
2. 电源符号
3. 局部标签
4. 层次标签
5. 层次原理图引脚

如果一个网络有多个同一类型的标签，则按字母顺序排序，使用第一个。

如果一个网络经过**层次**的多张原理图，它的名字将取决于层次结构中优先级最高的标签。通常，局部标签优先级高于层次标签。

如果以上标签类型都没有添加到网络中，那么网络的名称将根据连接的符号引脚自动生成。

PWR_FLAG

上面的截图中可以看到两个 PWR_FLAG 符号。它们向 ERC 表明，两个电源网络 VCC 和 GND 实际上连接到一个电源上，虽然没有明确的电源输出（如电压调节器输出）连接到以上两个网络。

如果没有这两个标志，ERC 工具会诊断出：**错误：输入电源引脚没有被任何输出电源引脚驱动。**

PWR_FLAG 符号可以在 power 符号库中找到。将任何电源输出引脚连接到网络上，可以达到同样的效果。

无连接标志

No-connection flags (✕) are used to indicate that a pin is intentionally unconnected. These flags prevent "unconnected pin" ERC warnings for pins that are intentionally unconnected. Also, while symbol pins that are stacked on top of each other are normally connected to the same net, if a no-connection flag is added to the stacked pins they will instead be connected to separate nets.

Note that no-connection flags are distinct from the "unconnected" symbol pin type, although they both prevent "unconnected pin" ERC warnings on the pin in question and prevent stacked pins from connecting to each other.


隐藏电源引脚

When the power pins of a symbol are visible, they must be connected, as with any other signal. However, symbols are sometimes drawn with hidden power input pins, which are connected implicitly. KiCad automatically connects invisible pins with type Power Input to a global net with the same name as the pin. For example, if a symbol has a hidden power input pin named VCC, this pin will be globally connected to the VCC net on all sheets. This kind of implicit connection is not recommended in new designs.

WARNING

Care must be taken with hidden power input pins because they can create unintentional connections. By nature, hidden pins are invisible and do not display their pin name. This makes it easy to accidentally connect two power pins to the same net. For this reason, **using invisible power pins in symbols is not recommended** and is only supported for compatibility with legacy designs and symbols.

NOTE

隐藏的引脚可以在原理图中显示，方法是在 **原理图编辑器** → 偏好设置的 **显示选项** 部分勾选 **显示隐藏的引脚**，或者选择 **视图** → **显示隐藏的引脚**。在左侧工具栏上还有一个切换是否显示隐藏引脚的图标 。

网络类


Net classes are named groupings of nets that can be assigned design rules (for the PCB) and graphical properties (for the schematic).

More than one net class can be assigned to a net (through a combination of graphical assignments and net class patterns). For nets with multiple net classes assigned, an effective aggregate net class is formed, taking

any net class properties from the highest priority net class which has that property set. Net class priority is determined by the ordering in the Schematic or Board Setup dialogs. The `Default` net class is used as a fallback for any missing properties after all explicit net classes have been considered; this means that nets may be part of the `Default` net class even if they have other net classes explicitly assigned.


Net classes may be created and edited in either the Schematic or Board Setup dialogs. Nets can be added to net classes in either the schematic or board using pattern-based assignments described below. Nets can also be assigned to net classes in the schematic using graphical assignments with net class directives or [net labels](#).

Selecting a wire or label displays the net's net class in the message panel at the bottom of the window.



Managing net classes in Schematic Setup

Net classes are managed in the **Net Classes** panel of the **Schematic Setup** dialog.



The top pane lists the net classes that exist in the design. The `Default` net class always exists, and you can add additional net classes with the **+** button or remove the selected net class with the **🗑** button.

Net classes can be moved up and down in priority order with the **↑** and **↓** buttons. Note that the `Default` net class will always be the lowest priority net class and can therefore not be moved.

Each net class can have unique graphic properties that determine how wires of that net class are displayed in the schematic. Wire and bus thicknesses, color, and line style (solid, dashed, dotted, etc.) can all be adjusted. Setting the color to transparent will use the theme's default wire/bus color for the net class, which is configurable in [Preferences](#). By default any color that is configured for a net class controls the color is used to draw wires in that net class. If the **Highlight netclass colors** setting is enabled in the Display Options section of the Schematic Editor preferences, this color will instead be used to draw a highlight around wires in that netclass, and the wires themselves will always be drawn with the color scheme's wire color.

You can also set board design rules for each net class, although the DRC fields are hidden by default. Right click the header row to show or hide additional columns. For more information about setting net class design rules, see the [PCB editor documentation](#).

All net class parameters for user-defined net classes are optional. However, all properties belonging to the `Default` net class must be set. When a net has more than one net class assigned, the appropriate value for graphic properties or board design rules is taken from the highest priority assigned net class with the relevant value set. If only one net class is assigned which contains missing properties, any missing values will be taken from the `Default` net class.

The bottom pane lists pattern-based net class assignments. Each row has a net name pattern and a net class; nets with names that match the pattern are assigned to the specified net class. If a net matches multiple patterns, the net is assigned to all of the matching net classes. You can sort the list of net class assignment patterns by pattern or by net class name by clicking on the corresponding column header.

Pattern-based net class assignments are dynamic: when a new net is added that matches an existing pattern, it will be assigned to the associated net class automatically. Net patterns can use both wildcards (* to match any number of any characters, including none, and ? to match any character) and [regular expressions](#). The nets that match the selected pattern are displayed to the right of the pattern list.


例如, net* 模式匹配名为 net , net1 , network , 和任何其他以 net 开头的网络名称的网络。因为 * 在正则表达式中的含义略有不同 (* 匹配零个或多个前面的字符) , net* 模式也匹配名为 ne 的网络。

NOTE

记住, 网络名必须包括完整的原理图页面路径。例如, 一个在根原理图中本地标记的网络有一个以 / 为前缀的名称。

Use the + button to add a net class assignment pattern or the button to remove a pattern.


Instead of adding net class patterns in the Schematic Setup dialog, you can directly create net class patterns from the schematic canvas. Right click a net and select **Assign Netclass...** to bring up the **Add Netclass Assignment** dialog. The net class pattern is pre-filled with the name of the selected net, but the pattern can be changed if desired. All nets matching the pattern are displayed in the dialog. This method can only be used on nets with an assigned name.




Graphically assigning net classes in the schematic

As an alternative to pattern-based net class assignment, net classes can be graphically assigned to nets in the schematic using either **directive labels**, **net labels**, or **rule areas**.

In the image below, a directive label is used to assign signals to the 50R net class.



Directive labels are added with the  button in the right toolbar. They behave like [labels](#), except that they cannot be used to name a net. The attached net is assigned a net class according to the value of the directive's **Net Class** field. The **Net Class** field presents a dropdown list of all the net classes that have been specified in [Schematic Setup](#) or [Board Setup](#).

You can also type in a net class that isn't explicitly listed in the Schematic/Board Setup priority list. Such implicit net classes can't be assigned any design settings, like net class color or track width, but they can still be used in DRC rule queries.


If multiple **Net Class** fields are added to a directive label, or multiple directive labels with **Net Class** fields are applied to a net, all of the specified net classes are assigned to the net.

如果一个标识符被附加到一个总线上，总线上的所有成员都被分配到指定的网络类。

***Directive Label Properties**

Fields


Name	Value	Show	Show Name	H Align	V Align	Italic	Bold
Net Class	Power	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Center	Center	<input checked="" type="checkbox"/>	<input type="checkbox"/>


+ ↑ ↓ 

Shape

- ☐ Dot
- ☒ Circle
- ☐ Diamond
- ☐ Rectangle

Formatting

Orientation: 


Pin length: mm Color: 


Cancel OK

In addition to the associated net class, you can edit the directive's **shape** (dot, circle, diamond, or rectangle), **orientation**, **pin length**, and **color** in the directive's properties.

NOTE

Net labels can also be used to assign net classes to nets by adding a **Net Class** field to the label.

The Rule Area tool () can be used to draw a shape to which net class directives can be attached. Any [wire](#), [bus](#), [label](#), or symbol pin which crosses or is inside the rule area will be assigned the net class of a net class directive attached to the rule area border. An example is shown in the image below; all wires passing through the rule area will be assigned the **RAM_ADDR** net class.



You can show or hide directive labels in the schematic using the **View** → **Show Directive Labels** option.


Component classes

Component classes are named groupings of components: they are assigned to symbols in the schematic and also apply to the corresponding footprints on the board. They are used to group symbols into channels for

[multichannel designs](#) and can also be used to group footprints in [custom DRC rules](#).

To assign a component class to a symbol, you can add a symbol field named **Component Class** to the symbol. The symbol will then be a member of the component class named by the field.

You can also assign component classes using directive labels (QA) in combination with rule areas (). The Rule Area tool can be used to draw a shape to which directive labels can be attached. Any symbol which crosses or is inside the rule area will be assigned to the component class specified by the directive label attached to the rule area border. An example is shown in the image below; R1 and R2 will be assigned to the **Channel 1** component class.




Components can have more than one class, and symbols take on a class if any of their sub-units have that class. If multiple **Component Class** fields are added to a directive label, or multiple directive labels with **Component Class** fields are applied to a rule area, the symbols in the rule area will take on all of the specified component classes.


Graphics and text

文字、图形和图像可以被添加到原理图中，用于文档的目的。这些对象对原理图没有任何电气影响。

下面的图片除了符号和几种类型的标签外，还显示了图形线和文字（"COMMUNICATION DSP"）。



Text and text boxes

Two kinds of text can be added to schematics, which are referred to as text (**T**) and text boxes (). Both are added using their respective buttons in the right toolbar. Text boxes are similar to regular text except that they have an optional border and they automatically reflow text within that border.


This is a text item
with two lines of text

This is a textbox that wraps across
multiple lines.

Both kinds of text item support multiline text and basic formatting features, but text boxes wrap text to fit in the outline and have additional formatting options. All text has adjustable fonts, color, size, bold and italic emphasis, left and right alignment, and vertical and horizontal orientation. Text boxes additionally support horizontal centering, vertical alignment options, and colored borders and fill. You can also adjust the padding on each side of text in a text box (padding can be set using the [Properties Manager](#), but not using the Text Box Properties dialog).

NOTE

默认文本大小可以在[原理图设置](#)中设置，默认字体可以在[优选项](#)中设置。



链接

Text and text boxes can be made into a link by entering a target in the **Link** box in the text properties.

You can link to different kinds of resources depending on the link target. The link target can be:

- a sheet in the current schematic, using `#` followed by the page number
- a local file on your machine, using a URL with the `file://` scheme
- a website, using a URL with the `http://` or `https://` scheme
- another resource, using a URL with the appropriate scheme, e.g. `ftp://`

If no protocol prefix is used, the target is assumed to be a local file as if the `file://` scheme was used.

Sheet, file, and web links can be autofilled using the dropdown menu in the link target box. Other kinds of links cannot be autofilled but will work if your system can handle them.

字体

文本和文本框支持自定义字体，可通过文本的属性对话框中的 **字体** 下拉选择。除了 KiCad 字体外，你还可以使用安装在你电脑上的任何 TTF 字体。

NOTE

用户字体不会被嵌入工程中。如果该工程在另一台没有安装所选字体的计算机上打开，将会被替换为不同的字体。为了获得最大的兼容性，请使用 KiCad 字体。

Text markup

文本标记支持上标, 下标, 评估工程变量和访问符号字段值。

功能	标记语法	结果
上标	<code>text^{superscript}</code>	<code>text</code> ^{superscript}
下标	<code>text_{subscript}</code>	<code>text</code> _{subscript}
上划线	<code>~{text}</code>	<u>text</u>
[原理图 - 设置 - 文本 - 变量, 变量]	<code>\${variable}</code>	<i>variable_value</i>
[文本 - 变量, 符号字段]	<code>\${refdes:field}</code>	<i>field_value</i> of symbol <i>refdes</i>

NOTE

变量必须在 [原理图设置](#) 中定义才可以使用。还有一些 [内置系统文本变量](#)。


Simulation directives

Text and textboxes can contain [simulation directives](#) for SPICE simulations. The **Exclude from simulation** checkbox prevents text from being interpreted as a simulation directive.

Tables




You can use a table to organize text in a tabular format. Tables have customizable borders, cell sizes, colors, and headers.


Heading 1	Heading 2
Column 1 Row 1	Column 2 Row 1
Column 1 Row 2	Column 2 Row 2

To place a table, use the  button in the right toolbar. Click in the canvas to place the top left corner of the table, then click again to place the bottom right corner of the table and finish drawing the table. The bigger you draw the table, the more rows and columns will be added by default, but rows and columns can be added or deleted after the table is created.

Editing table properties

When you finish drawing a table, the Table Properties dialog appears. You can also open the Table Properties dialog in several other ways:

- Select any cell in the table, right click, and select **Edit Table** ( + 
- Select the entire table, right click, and select **Properties...** (). You can select the entire table with a drag selection or by selecting a single cell, then right clicking and selecting **Select Table**.
- Click the **Edit Table...** button in the Table Cell Properties dialog.



This dialog lets you edit the properties of the entire table, including the text in each cell and the separators between cells. To change the formatting of text in a cell, edit the properties of individual cells, instead of the properties for the entire table.

NOTE

The properties for a table can also be edited in the [Properties Manager](#) when the entire table is selected.

The left side of the dialog displays an editable grid of the entire table. You can edit the contents of any cell by clicking on the cell in the grid. You can also edit the text in a cell by selecting the cell and using the Properties Manager.

NOTE

Text in table cells supports the markup described in the [text markup section](#) (superscripts, subscripts, strikethroughs, etc.).

The right side of the dialog contains formatting options for the table.


- The **Locked** checkbox controls whether or not the table is [locked](#). Locked objects may not be manipulated or moved, and cannot be selected unless the **Locked Items** option is enabled in the Selection Filter panel.
- The **External border** and **Header border** checkboxes control whether there is a border drawn around the entire table and the cells in the top row, respectively. When **Header border** is enabled, the border below the cells in the top row is styled using these external border settings rather than the row/column line settings. The line width of the header borders is controlled by the **Width** field. When set to 0, the line width uses the default symbol line width configured in the **Formatting** panel of Schematic Setup. The line color is controlled by the **Color** picker, and the line style can be set to solid, dashed, dotted, dash-dot, or dash-dot-dot using the **Style** dropdown menu.
- The **Row Lines** and **Column lines** checkboxes enable horizontal lines between rows and vertical lines between columns, respectively. These have the same formatting options as the external and header borders.

Editing table cell properties

Instead of editing the properties of an entire table, you can also edit the properties of individual cells. This modifies selected cells, but does not affect other cells. To open the Table Cell Properties dialog, double click on a cell, or select a cell, right click, and choose **Properties...** (E). If you select multiple cells, the properties dialog will act on all of them at once.

NOTE You can select multiple cells by clicking and dragging.

NOTE To select all cells in a row or column, select a cell in that row or column, right click, and choose **Select Row(s)** or **Select Column(s)**. You can select multiple rows or columns in this way by starting with multiple cells selected.

The image shows a 'Table Cell Properties' dialog box. It has a title bar with a close button and a maximize button. The dialog is divided into several sections. The first section is for alignment, with 'Horizontal alignment' and 'Vertical alignment' each having three icons: left, center, and right. The second section is for font, with a 'Font' dropdown menu set to 'Default Font', a 'Size' input field set to '50' with 'mils' next to it, and 'Style' checkboxes for 'Bold' and 'Italic'. The third section is for colors, with 'Text color' and 'Background fill' each having a color selection box. The fourth section is for margins, with 'Cell margins' set to '37.5' and 'mils', and three individual margin input fields, each set to '37.5'. At the bottom, there are three buttons: 'Edit Table...', 'Cancel', and 'OK'.

This dialog contains formatting options for the text in each cell.

- **Horizontal alignment** and **Vertical alignment** control how text is positioned within the cell.
- **Font** controls the text font used in the cell.
- **Text size** controls the size of the text in the cell.
- The **Bold** and **Italic** checkboxes bold and italicize the text, respectively. These are three-state checkboxes, which can be set to off, on, or no change. No change is useful when multiple cells with different bold/italic settings are being edited at the same time.

The **Text color** and **Background fill** color pickers control the color of the text and the cell background, respectively.

- The **Cell margins** textboxes control the amount of spacing around the top, bottom, left, and right of the text in the cell.

You can click the **Edit Table...** button to open the properties dialog for the entire table.

NOTE

The properties for a table cell can also be edited in the [Properties Manager](#) when one or more table cells is selected.

Editing table layout

The layout of a table (size and number of columns and rows) is initially set when you create a table, but you can also edit the layout after creation.





To resize a row or column, select a cell in that row or column, then drag the handle on the right (to change the column width) or the bottom (to change the row height) to the desired size.


To add rows or columns, select a cell next to where the new row or column should go, right click, then choose **Add Row Above**, **Add Row Below**, **Add Column Before**, or **Add Column After**, as desired.

To delete rows or columns, select a cell in the row or column you want to delete, then right click and choose **Delete Row(s)** or **Delete Column(s)**. To delete multiple rows or columns, start with a selection that spans all the rows or columns you want to delete.


You can merge multiple cells into a single cell by selecting all the cells you want to merge, right clicking, and choosing **Merge Cells**. To unmerge them, select the merged cell, right click, and choose **Unmerge Cells**.

图形形状






Graphic rectangles () , circles () , arcs () , and lines () can all be added using their respective buttons in the right toolbar.



线宽、颜色和样式（实线、虚线或点线）可以在每个图形（）的属性对话框中进行配置。矩形、圆形和弧形也可以设置填充颜色并去除其轮廓线。




将形状的线宽设置为 0，则使用原理图的默认线宽，该线宽可在 <schematic-setup,原理图设置> 中配置。虚线的间距也可以在那里配置。移除线条或填充物的颜色将会使用颜色主题的图形颜色，这可以在 [偏好设置](#) 中配置。


与[导线](#)一样，图形的线条服从线条的绘制模式设置（90 度，45 度，或自由角度），可以用左侧工具栏的切换按钮来设置（, , and ）。 +  循环切换这些模式。


与 PCB 布线一样， 快捷键切换线条模式。


位图图像

KiCad supports inserting images into the schematic. These are purely for reference during the design process and play no electrical role.

To add a reference image, use the  button on the right toolbar and select the desired reference image file. Click in the canvas to place the image.

Once the image has been added to the canvas, you can reposition it using the move tool () or by dragging it in the canvas. You can scale it by dragging the editing handles at the corners of the image. The image is scaled around its reference point; in other words, the reference point is the point in the image that always stays in the same position in the canvas, no matter how the image is scaled. The reference point is shown as a fifth editing handle. Initially it is at the center of the image, but you can reposition the reference point by dragging it in the canvas.



You can also reposition or scale the image in its properties dialog (). You can set the image's exact **Position X** and **Y** in the **General** tab, and set an exact **Scale** factor in the **Image** tab. You can also **Convert to Greyscale** if you wish. Position and scale in this dialog are relative to the center of the image, not its interactive reference point.

批量编辑文本和图形

Properties of text and graphics, including symbol fields, can be edited in bulk using the **Edit Text and Graphic Properties** dialog (**Edit** → **Edit Text and Graphic Properties...**). The tool can also modify visual properties of wires and buses.

Edit Text and Graphic Properties

Scope	Filters
<input type="checkbox"/> Reference designators	<input type="checkbox"/> Filter fields by name:
<input type="checkbox"/> Values	<input type="checkbox"/> Filter items by parent reference designator:
<input type="checkbox"/> Other symbol fields	<input type="checkbox"/> Filter items by parent symbol library id:
<input type="checkbox"/> Wires & wire labels	<input type="checkbox"/> Filter items by parent symbol type:
<input type="checkbox"/> Buses & bus labels	<input type="checkbox"/> Filter items by net:
<input type="checkbox"/> Global labels	<input type="checkbox"/> Selected items only
<input type="checkbox"/> Hierarchical labels	
<input type="checkbox"/> Label fields	
<input type="checkbox"/> Sheet titles	
<input type="checkbox"/> Other sheet fields	
<input type="checkbox"/> Sheet pins	
<input type="checkbox"/> Sheet borders & backgrounds	
<input type="checkbox"/> Schematic text & graphics	

Set To

Font:	-- leave unchanged --	<input type="checkbox"/> Text color:	
Text size:	-- leave unchanged --	<input checked="" type="checkbox"/> Bold	<input checked="" type="checkbox"/> Italic
Orientation:	-- leave unchanged --	(labels only)	
H Align:	-- leave unchanged --	(fields only)	
V Align:	-- leave unchanged --	(fields only)	
Line width:	-- leave unchanged --	mils	
Line style:	-- leave unchanged --		
Junction size:	-- leave unchanged --	mils	

Buttons: [Apply] [Cancel] [OK]

范围和筛选器

Scope settings restrict the tool to editing only certain types of objects. If no scopes are selected, nothing will be edited.

Filters restrict the tool to editing particular objects in the selected scope. Objects will only be modified if they match all enabled and relevant filters (some filters do not apply to certain types of objects. For example, symbol field filters do not apply to wires and are ignored for the purpose of changing wire properties). If no filters are enabled, all objects in the selected scope will be modified. For filters with a text box, wildcards are supported: `*` matches any number of any characters, including none, and `?` matches any single character.

Filter fields by name filters to the specified symbol, label, or sheet field.

Filter items by parent reference designator filters to fields in the symbol with the specified reference designator. **Filter items by parent symbol library id** filters to fields in symbols with the specified library identifier. **Filter items by parent symbol type** filters to fields in symbols of the selected type (power or non-power).

Filter items by net filters to wires and labels on the specified net.

Only include selected items filters to the current selection.

可编辑的属性


可以在对话框的底部为被筛选对象的属性设置新值。

Drop-down lists and text boxes can be set to `-- leave unchanged --` to preserve existing values. Checkboxes can be checked or unchecked to enable or disable a change, but can also be toggled to a third "leave unchanged" state. Color properties must be checked to change the value; a checkerboard swatch indicates that the color will be inherited from the default value from the the schematic settings or net class properties.

可以修改的文本属性有 **字体**、**文本大小**、**文本方向**（右/上/左/下）、**水平** 和 **垂直对齐**、**文本颜色**、**强调**（**粗体***和***斜体**）以及字段和字段名的 **可见性**。

可以修改的图形和导线属性有：**线宽**、**线样式**（实线、虚线和点线）、**线颜色**、图形的 **填充颜色**，以及导线结点的 **结点尺寸** 和 **结点颜色**。

原理图标题栏

The drawing sheet's title block is edited with the Page Settings tool (). You can also open this tool by double clicking anywhere on any part of the drawing sheet.

页面设置

×

图纸

尺寸:

A3 297x420mm

方向:

横向

自定义尺寸:

高度:

279.40

宽度:

431.80

布局预览

标题栏字段设置

共 1 页 第 1 页

更改日期

Sun 22 Mar 2015

<<<

2019/ 2/18

☐ 导出到其他图页

版次

2B

☐ 导出到其他图页

标题

UNIVERSAL INTERFACE

☐ 导出到其他图页

公司

KICAD

☐ 导出到其他图页

注释 1

Comment 1

☐ 导出到其他图页

注释 2

Comment 2

☐ 导出到其他图页

注释 3

Comment 3

☐ 导出到其他图页

注释 4

Comment 4

☐ 导出到其他图页

页面布局描述文件

浏览

确定

取消

可以编辑标题栏中的每个字段，以及纸张大小和方向。如果为某个字段选中了 **导出到其他原理图页** 选项，则该字段将在所有原理图页的标题栏中更新，而不仅仅是当前原理图页。

You can set the date to today's or any other date by pressing the left arrow button next to **Issue Date**. Note that the date listed in the schematic title block is not automatically updated. It is only updated when changed in this dialog.

A drawing sheet file can also be selected to replace the default drawing sheet. When choosing a drawing sheet, you can enable the **Embed File** checkbox in the file browser to embed the drawing sheet in the schematic instead of referencing an external file. This means the schematic will appear the same when it is opened on another computer that does not have the drawing sheet file available at the same external file path. For more information, see the [embedded files documentation](#).



Comment 4		
Comment 3		
Comment 2		
Comment 1		
KICAD		
Sheet: /		
File: interf_u.sch		
Title: UNIVERSAL INTERFACE		
Size: A3	Date: Sun 22 Mar 2015	Rev: 2B
KiCad E.D.A. kicad (5.0.2) - 1		Id: 1/1

原理图页码 (页面X/Y) 会自动更新, 也可以用 **编辑** → **编辑原理图页码...** 手动设置。

Schematic editing convenience functions


There are several convenience features in the Schematic Editor that make some common editing and connection operations faster.

Pin helpers

You can quickly add wires, labels, or no-connection markers to a selection of pins using the **Pin Helpers** tools in the right-click context menu. This can help you quickly break out unconnected pins from a symbol or hierarchical sheet. By selecting **Pin Helpers** → **Wire**, the wire tool will begin drawing a wire from all selected pins at once. If you select **No Connect**, no-connection markers will be added to the end of each selected pin. And if you choose **Net Label**, **Hierarchical Label**, or **Global Label**, a label of the respective type will be placed at the end of each selected pin. Each label's name will be set to the corresponding pin name. The new labels will remain selected, so you can easily move them away from the symbol using  or , depending on whether you wish to maintain a wired connection between the pins and the labels.

NOTE



Pin helpers require you to select individual pins, not their parent symbol or sheet. Symbol pins cannot be individually selected if the **clicking on a pin selects the symbol** option is enabled in the Editing Options pane of the Schematic Editor preferences. Therefore, this option must be disabled to use the Pin Helper tools.



Converting between object types

Existing labels and text objects can be changed to another type of label or text by right clicking the object(s) and selecting the target object type from the **Change To** submenu. The allowed types for source and target objects are local labels, global labels, hierarchical labels, directive labels, text objects, and text boxes. The value of the original object is preserved in the resulting object: when a text object is converted to a label, the label's value (net name) will be the original text, and vice versa.

Swapping objects

You can swap the position of two selected objects using the Swap command ( + ; also available in the right-click context menu). This works on many schematic items, including symbols, symbol fields, labels, graphical items, and text. The first object is assigned the location and rotation of the second object, and vice versa. If there are more than two objects selected, the locations are cycled: the last object gets the position of the first object, the first object gets the location of the second, and so on.

TIP

One possible use of the swap command is to exchange two units within a symbol, for example the two amplifiers in a dual op-amp. You could also use swap with a selection of labels to quickly modify net assignments to symbol pins. In combination with cross-selection from the PCB, this can be a convenient way to make schematic changes for easier routing. This is sometimes known as pin or gate swapping.

原理图设置

The Schematic Setup window is used to set schematic options that are specific to the currently active schematic. For example, the Schematic Setup window contains formatting options, electrical rule configuration, net class setup, and schematic text variable setup.

原理图格式

The Schematic Setup window is shown with the 'Formatting' tab selected. The settings are as follows:

- General:** Formatting (selected), Field Name Templates, BOM Presets.
- Electrical Rules:** Violation Severity, Pin Conflicts Map.
- Project:** Net Classes, Bus Alias Definitions, Text Variables.
- Annotations:** Symbol unit notation: A.
- Text:** Default text size: 50 mils, Overbar offset ratio: 123 %, Label offset ratio: 30 %, Global label margin ratio: 30 %.
- Symbols:** Default line width: 6 mils, Pin symbol size: 25 mils.
- Connections:** Junction dot size: Default, Connection grid: 50 mils.
- Inter-sheet References:** Show inter-sheet references (unchecked), Show own page reference (unchecked), Standard (1,2,3) (selected), Abbreviated (1..3) (unchecked), Prefix: , Suffix: .
- Dashed Lines:** Dash length: 12, Gap length: 3. Dash and dot lengths are ratios of the line width.
- Operating-point Overlay:** Significant digits (voltages): 3, Range (voltages): Auto, Significant digits (currents): 3, Range (currents): Auto.

Buttons at the bottom: Reset to Defaults, Import Settings from Another Project..., Cancel, OK.

格式化面板包含符号、文本、标签、图形和导线的外观设置。

Symbol unit notation sets how each unit of a multi-unit symbol is referred to in its reference designator. By default, a different letter for each unit is appended to the reference designator with no separator, for example U1B for the second unit of symbol U1, but this can be changed. Numbers can be used instead of letters, and various separators can be used between the symbol designator and the unit identifier (. , - , _ , or none).

Default text size sets the default text height used by the text, text box, and label tools. **Overbar offset ratio** controls the vertical spacing between text and an overbar (~{ }) over that text, as a ratio of the text height. **Label offset ratio** controls the vertical spacing between a local label's text and the attached wire, relative to the label's text size. This also affects the spacing between symbol pins and their pin number. **Global label margin ratio** defines the size of the box around a global label, relative to the global label's text size.

Increasing the margin may be useful to avoid overlapping text with overbars (~{ }) or letters with descenders, but this may cause closely packed global labels to overlap with each other.

Default line width sets the default line width for symbol graphics, if the symbol does not override the default line width. **Pin symbol size** scales symbol pin graphic style annotations, such as the bubble on an inverted pin.

Junction dot size sets the schematic's default wire junction dot size. The default size can be overridden by editing an individual junction dot's properties. **Connection width** specifies the grid size used for the **Symbol pin or wire end off connection grid** ERC check. Schematics typically use a 50 mil grid for electrical connections, so this should usually remain set at 50 mils.


The Operating Point Overlay settings configure how [operating point simulation annotations](#) are displayed on the schematic canvas. The **significant digits** settings control the number of significant digits printed on voltage and current overlays. The **range** settings control the units used to display voltage and current measurements.

Show inter-sheet references enables or disables the display of [inter-sheet references](#), which are a list of page numbers next to a global labels that link to other places in the schematic where the same global label appears. **Show own page reference** controls whether the current page is included in the list of page numbers. **Standard** and **abbreviated** determine whether to display the complete list of page numbers or only the first and last page numbers. The **prefix** and **suffix** fields add optional characters before and after the list of page numbers. In the image of an inter-sheet reference below, a prefix and suffix of [and], respectively, have been added.



虚线外观在格式部分中控制。 **虚线长度** 控制破折号的长度，而 **间隙长度** 控制破折号和点之间的间距。破折号和间隙长度是相对于线宽的：间隙长度为 2 则表示线宽的两倍。

字段名称模板




字段名称模板是空的符号字段，会自动添加到原理图中的所有符号。当原理图中的每个符号都需要在符号中定义的默认字段之外的其他字段时，这可能很有用，例如制造商部件号的字段。

模板字段可以设置为可见或不可见，也可以设置为URL 字段。

在原理图设置中定义的字段名称模板仅适用于当前项目。字段名称模板也可以在[偏好设置](#)中定义，它适用于在您的计算机上编辑的所有项目。


BOM presets



BOM presets are saved configurations for the [Symbol Fields Table](#) and [BOM export tool](#). There are two types of presets. **BOM presets** configure which fields are displayed in the symbol fields table, which order they are displayed in, and how they are used to group symbols. These fields are also directly used in the BOM output. **BOM formatting presets** configure the output BOM file format, including which separator characters are used to separate fields. Both types of presets are created in the Symbol Fields Table, but can be listed and can be deleted here.

ERC 违规严重性和管脚冲突映射

违规严重性 面板可让您配置应将哪些类型的 ERC 消息报告为错误、警告或忽略。




引脚冲突映射 允许您配置连接规则，以根据相互连接的引脚类型定义错误和警告的电气条件。例如，默认情况下，当输出引脚连接到另一个输出引脚时会产生错误。



这些面板在 [\[ERC - 配置, ERC 章节\]](#) 中有更详细的解释。


网络类



The **Net Classes** panel allows you to manage net classes for the project and assign nets to net classes with patterns. Managing net classes in this panel is equivalent to managing them in the [Board Setup dialog](#). Nets can also be assigned to net classes in the schematic using graphical assignments with [net class directives](#) or [net labels](#).


Pattern-based net class assignment is explained in more detail in the [net classes section](#).

总线别名的定义



总线别名定义 面板允许您创建总线别名，这是总线中信号组的名称。有关总线别名的更多信息，请参阅 [\[总线-别名, 总线别名文档\]](#)。

文本变量



Text variables can be created in the Text Variables section. KiCad will substitute the variable name with the text string assigned to the variable. This substitution happens anywhere the variable name is used inside the variable replacement syntax of `${VARIABLENAME}`.


For example, you could create a variable named `VERSION` and set the text substitution to `1.0`. Now, in any text object in the schematic, you can enter `${VERSION}` and KiCad will display this as `1.0`. If you change the value to `2.0`, every text object that includes `${VERSION}` will be updated automatically. You can also mix regular text and variables. For example, you can create a text object with the text `Version: ${VERSION}` which will be displayed as `Version: 1.0`.



文本变量也可以在 [电路板设置](#) 中创建。文本变量是项目范围的；在原理图编辑器中创建的变量在电路板编辑器中也可用，反之亦然。

还有一些[内置系统文本变量](#)。

Embedding files

External files can be embedded within a schematic. Embedding a file stores a copy of the file inside the schematic file. The design can then refer to the embedded copy of the file instead of the external file, which makes the project more portable as it doesn't rely on an external file. Fonts, datasheets, drawing sheets, SPICE models, and footprint 3D models can be embedded and used within KiCad. Other arbitrary files can also be embedded to store them in the project for later export, but they are not used by any KiCad functionality. Files embedded in a schematic necessarily increase the schematic's file size, although files are compressed before being embedded to minimize the space required.



Embedded files are managed in the Embedded Files section of Schematic Setup. All files embedded in a schematic are shown here. To embed a file inside a schematic, click the  button and select the file. The file is then embedded inside the schematic and is listed in the embedded files list along with its *embedded reference*. The embedded reference is a unique identifier for the embedded file that begins with `kicad-embed://`. You can use the embedded reference elsewhere in the Schematic Editor to refer to the embedded file as if it were an external file path. You can copy the embedded reference by right clicking and selecting **Copy Embedded Reference**. To remove an embedded file, click the  button. Any remaining links to the removed file will become invalid.

NOTE

Datasheets, SPICE models, and drawing sheets can be embedded directly using the file browser when you add them to a symbol ([datasheets](#) and [SPICE models](#)) or to a schematic ([drawing sheets](#)) by enabling the **Embed Files** option in the file browser. This is a single-step shortcut for adding the files in Schematic Setup and then referring to them by their embedded reference; the result is the same.

To embed any fonts used in a schematic, check the **Embed fonts** checkbox. All fonts used in the schematic will be embedded, so text using that font can be edited on any computer regardless of whether the font file is installed.

You can also [embed files in a library symbol](#). Such files will be available within the symbol, but not within the larger schematic or in other symbols. Files embedded in a symbol are deduplicated when the symbol is added to a schematic: if a file is embedded in a symbol, and multiple instances of that symbol are added to the schematic, only one copy of the file will be embedded, and all of the symbol instances will refer to the same embedded file.


As an example, to embed a datasheet in a project and use it within several symbols, you could embed the datasheet using the schematic setup dialog, copy the internal reference, and paste the internal reference into the datasheet field of each symbol that uses that datasheet. Each symbol would then have a portable reference to the embedded datasheet. Alternatively, you could embed the datasheet within the library symbol. In this case, each symbol will already have the datasheet embedded when the symbol is added to a schematic. A more convenient way to achieve the same thing, however, is to open the symbol's properties

dialog, browse for a datasheet file, and enable the **Embed File** option in the file browser. Again, this could be done for a symbol in the schematic or for a symbol in the source symbol library.

Files can also be embedded in [boards](#).

Importing settings

You can import some or all of the schematic setup from an existing schematic. This allows you to choose a schematic to use as a template and select which settings to import.



To import settings, click the **Import Settings from Another Project...** button at the bottom of the Schematic Setup dialog and then choose the `.kicad_sch` file you want to import from. Select which settings you want to import and the current settings will be overwritten with the values from the chosen schematic.

The settings that are available to import are:

- Formatting preferences
- 字段名称模板
- BOM presets
- BOM format presets
- Violation severities
- Pin conflict map
- 网络类
- 总线别名的定义
- 文本变量

Opening legacy schematics

Modern versions of KiCad can always open projects created in older versions of KiCad. However, schematics created in some older versions of KiCad have special considerations that must be observed when opening them in order to prevent any data loss.

Opening KiCad 5.0 and 5.1 schematics

Modern versions of KiCad can open schematics created in versions prior to KiCad 6.0, but the cache library file (`<projectname>-cache.lib`) must be present to load the schematic correctly.

Since version 6.0, KiCad stores all symbols used in a project in the schematic. This means that you can open a schematic made in KiCad 6.0 or later on any computer, even if the libraries used in the project are not installed or have changed. Modern KiCad schematic files use the `.kicad_sch` extension.


Prior to version 6.0, KiCad did not store symbols in the schematic. Instead, KiCad stored references to the symbols and their libraries. It also stored a copy of every symbol used by the project in a separate cache library file (`<projectname>-cache.lib`). As long as the cache library was included with the project, the project could be distributed without the system library files, because KiCad could load any needed symbols from the cache library as a fallback if the libraries referenced in the schematic were missing. Legacy KiCad schematic files use the `.sch` extension.

When you open a legacy schematic, KiCad will look in the cache library to find all of the symbols used in the schematic in the cache library. When you save the legacy schematic, KiCad will save it as a new file in the modern schematic format (`.kicad_sch`), with the necessary symbols embedded in the schematic itself. The original legacy schematic and the cache library will remain, unmodified, but they are no longer necessary once the schematic has been saved in the modern format.

NOTE

Projects created in KiCad prior to version 6.0 must have a cache library. If the cache library is missing, the schematic will lose symbol information if the system symbol libraries are modified, reorganized, moved, or deleted. The libraries included with legacy versions of KiCad are substantially different than the modern KiCad libraries, so in practice KiCad will almost always fail to open legacy projects unless the cache library is present.

When you open a legacy schematic, KiCad may display the **Project Rescue Helper** dialog. This means that one or more symbols in the cache library do not match the corresponding symbol in the external library. The dialog helps you "rescue" symbols from the cache library into your schematic, if desired. You can also open the rescue dialog at any time using **Tools** → **Rescue Symbols....** The cache library file must be present in order to use the rescue tool.



The rescue dialog lists all symbols that don't match between the cache library and the external symbol library. The discrepancy can be because:

- the cached symbol or the library symbol has been modified, so the two symbols no longer match, or
- the cached symbol does not have a corresponding symbol in the symbol library, because the symbol or library was moved, renamed, deleted, or is not present on the current computer.

For each symbol in the list, selecting the symbol displays the reference designator and value for each instance of the symbol, and shows a visual preview of the symbol. If a corresponding symbol exists in the system symbol library, the dialog shows both copies of the symbol for comparison. If the symbol only exists in the cache library, the dialog only shows the cached symbol.

In this example, the project originally used a diode with the cathode facing left, but the library now contains one with the cathode facing right. This change would break the design, so it would be important to use the cached symbol as the original designer intended.


Pressing **Rescue Symbols** here will cause the selected symbols from the cache library to be saved into a special rescue library (<projectname>-rescue.kicad_sym). The corresponding symbols in the schematic will be updated to use the newly rescued symbols. Any unselected symbols will not be rescued, but their symbol linkage can be updated in the schematic later.

Alternatively, pressing **Skip Symbol Rescue** will exit the dialog without rescuing any symbols. KiCad will use the versions of the symbols found in the external libraries. You can run the rescue function again with **Tools** → **Rescue Symbols...**, or manually edit symbol linkage in the symbol's properties.

If you would prefer not to see this dialog, you can press **Never Show Again**. This has the same effect as pressing **Skip Symbol Rescue** for the current schematic and all future schematics.

If a symbol in a legacy schematic cannot be found in either the cache library or the external library, KiCad cannot rescue that symbol. A placeholder symbol is inserted into the schematic in its place, as shown below.

You can attempt to remap these orphaned symbols using the **Change Symbols** or **Edit Symbol Library Links** dialogs, but either option may require manual corrections to the schematic. These tools are explained in more detail in the [Updating and exchanging symbols](#) section.




Opening pre-5.0 schematics

Modern versions of KiCad can open schematics created in versions prior to KiCad 5.0, but you will need to go through a symbol remapping process to open the schematic without losing symbol information.

Since version 5.0, KiCad schematics refer to specific symbols using both the symbol and library name. Even if multiple libraries each contain a symbol with the same name, the designer's intended symbol is unambiguously specified.

Prior to version 5.0, KiCad schematics stored only the symbol name, not the library name. Symbols in the schematic were indirectly mapped back to the original library by searching through the project's library list for a matching symbol. When you open a pre-5.0 schematic, KiCad will attempt to automatically "remap" the symbols so that each bare symbol name is replaced with a fully-specified symbol library and symbol name pair. The original schematics will be backed up in a `rescue-backup` folder.

You can skip the automatic remapping, but you will need to remap the symbols yourself using the [Change Symbols dialog](#). You can also re-run the Remap Symbols tool using **Tools** → **Remap Legacy Library Symbols...**



层次原理图


简介


在 KiCad 中，多张原理图可以形成层次结构：有一个根原理图，其他图作为根原理图或另一个子原理图的子原理图被创建。如果需要的话，原理图可以被多次包含在一个层次结构中。

仔细地将原理图绘制成层次设计，可以提高原理图的可读性，减少重复绘制。

创建层次原理图是从根原理图开始的。其过程是创建一个子原理图，然后在子原理图中绘制电路，并在原理图之间进行必要的电气连接。可以使用层次引脚和标签为子原理图和父原理图的网络建立连接，也可以使用全局标签为层次中的任意网络建立连接。

在设计中添加原理图

你可以用 "添加层次原理图" 工具（**S** 快捷键，或右边工具栏上的  按钮）在设计中添加一个子原理图。启动该工具，然后在画布上点击两次，绘制子原理图符号的左上角和右下角。使子原理图符号的轮廓足够大，以放下[后续添加的层次引脚](#)。



原理图属性对话框将出现，并提示输入原理图名称和文件名。

Name	Value	Show	Show Name	H Align	V Align	Italic	Bold
Sheetname	xilinx	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Left	Bottom	<input type="checkbox"/>	<input type="checkbox"/>
Sheetfile	xilinx.kicad_sch	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Left	Top	<input type="checkbox"/>	<input type="checkbox"/>

Attributes

Page number:

☐ Exclude from simulation

☐ Exclude from bill of materials

☐ Exclude from board

☐ Do not populate

Style

Border

Width: mils Color:

Fill

Color:

Hierarchical path: kit-dev-coldfire-xilinx_5213/xilinx

The **sheet name** must be unique, as it is used in the full net name for any nets in the subsheet. For example, a net with the local label `net1` in the sheet `sheet1` would have a full net name of `/sheet1/net1`. The sheet name is also used to refer to the sheet in various places in the GUI, including the [title block](#) and the [hierarchy navigator](#). The sheet name can also be changed in the hierarchy navigator.

Sheetfile 原理图文件指定将被保存或加载的原理图文件。原理图文件的路径可以是相对的或绝对的。通常最好是将子原理图文件保存在工程目录中，并使用相对路径，这样便于工程的移植。

通过为每个重复的原理图指定相同的文件名，一个原理图文件可以在一个工程中使用多次；原理图中绘制的电路将在每次使用时被实例化一次，任意实例中的任何编辑都将反映在其他实例中。

NOTE

原理图文件可以在多个工程之间共享，以允许在工程之间的设计复用。然而，对路径可移植性的考量，以及在编辑共享图纸时无意中改变其他工程的风险，不建议这样做。

The sheet's **page number** is configurable here. The page number is displayed in the sheet [title block](#) and the [hierarchy navigator](#), and sheets are sorted by page number in the hierarchy navigator and when [printing or plotting](#). The sheet number can also be changed in the hierarchy navigator or for the current page with **Edit** → **Edit Sheet Page Number....**

Other attributes for sheets are **Exclude from simulation**, **Exclude from bill of materials**, **Exclude from board**, and **Do not populate**. When any of these attributes are set for a sheet, they are inherited by all symbols in that sheet, [as if they were set on the symbols themselves](#).


还有几个图形选项可用。**边界宽度** 设置图纸形状周围的边界宽度。**边界颜色** 和 **背景填充** 分别设置图纸形状的边界和填充的颜色。如果没有设置颜色，就会显示一个棋盘式的色块，并使用颜色主题的主题默认值。



原理图页支持任意自定义字段，可以分别使用 **+** 和 **✖** 按钮添加和删除。通过选中它们的 **显示** 框，可以选择在原理图上显示页面字段，并且可以使用 [文本变量](#) 从图纸内部或其他图纸字段中访问它们。


通过选择一个页面符并使用 **E** 快捷键，或者通过右键单击页面符并选择 **属性...**，可以随时访问页面符属性对话框。


原理图之间导航器

你可以通过双击父原理图的图框，或右击图框并选择 **进入原理图**，从父原理图进入一个层次化的子原理图。

通过使用顶部工具栏中的  按钮，或者在原理图的空白部分点击右键，然后点击 **离开原理图**，返回到父原理图。

你可以用  按钮跳到下一个原理图，或者用  按钮跳到上一个原理图。




Alternatively, you can jump to any sheet with the hierarchy navigator. To open the hierarchy navigator, click the  button in the left toolbar. The hierarchy navigator docks at the left of the screen. Each sheet in the design is displayed as an item in the tree. Clicking a sheet name opens that sheet in the editing canvas. You can also use the hierarchy navigator to rename or renumber a sheet by right clicking on the sheet name and selecting **Edit page number** or **Rename**.



原理图之间的电气连接

标签概述

原理图之间的电气连接是通过 **标签** 进行的。在 KiCad 中，有几种标签，每种都有不同的连接范围。

- **Local labels** only make connections within a sheet. Therefore local labels cannot be used to connect between sheets. Local labels are added with the  button.
- **Global labels** make connections anywhere in a schematic, regardless of sheet. Global labels are added with the  button.
- **Hierarchical labels** connect to **hierarchical sheet pins** accessible in the parent sheet. Hierarchical designs rely on hierarchical labels and pins to make connections between parent sheets and child sheets. You can think of sheet pins as defining the interface for a sheet; hierarchical labels within the child sheet connect to corresponding sheet pins which are visible in the parent sheet. Hierarchical labels are added inside a child sheet using the  button.

NOTE 如果在同一个原理图页面，无论标签类型如何，具有相同名称的标签将被连接。


NOTE **隐藏电源引脚**也可以被认为是全局标签，因为它们可以连接到原理图层次结构中的任何地方。


层次原理图引脚


After placing hierarchical labels within the subsheet, matching **hierarchical sheet pins** can be added to the subsheet symbol in the parent sheet. You can then make connections to the hierarchical pins with wires,


labels, and buses. Hierarchical sheet pins in a subsheet symbol are connected to the matching hierarchical labels in the subsheet itself.

NOTE 在原理图页面符中导入相应的层次原理图引脚之前，必须先子在子原理图中定义层次化标签。



For every hierarchical label in the subsheet, add the corresponding hierarchical pin onto the sheet symbol by clicking the  button in the right toolbar, then clicking on the sheet symbol. A sheet pin for the first unmatched hierarchical label will be attached to the cursor, where it can be placed anywhere along the border of the sheet symbol. Clicking again with the tool will continue to add additional sheet pins until all of the hierarchical labels in the subsheet have a matching sheet pin on the sheet symbol. Sheet pins can also be imported by selecting **Place Sheet Pin** in a sheet symbol's right-click context menu.

你可以在原理图页面引脚属性对话框中编辑页面引脚的属性。通过双击原理图页面引脚，或选择页面引脚并使用快捷键 ，或者右击原理图页面引脚并选择 **属性...** 来打开这个对话框。





The image shows a 'Sheet Pin Properties' dialog box. At the top, there is a title bar with a standard icon, a pencil icon, and window controls (minimize, maximize, close). Below the title bar, the 'Name' field contains 'RDCDA-' and has a dropdown arrow on the right. To the right of the 'Name' field is a blue link labeled 'Syntax help'. Below the 'Name' field, there are two main sections: 'Shape' and 'Formatting'. The 'Shape' section has five radio buttons: 'Input' (selected), 'Output', 'Bidirectional', 'Tri-state', and 'Passive'. The 'Formatting' section has a 'Font' dropdown set to 'Default Font', a 'Text size' field set to '60' with 'mils' next to it, and a 'Color' field with a checkerboard icon. To the right of the 'Font' dropdown are buttons for 'B' (bold) and 'I' (italic). At the bottom right of the dialog are 'Cancel' and 'OK' buttons.


The sheet pin's **name** can be edited in the textbox or by selecting from the dropdown list of hierarchical labels in the subsheet. A sheet pin's name has to match the corresponding hierarchical label in the subsheet, so if you change a pin name you must change the label name as well.



Shape changes the shape of the sheet pin, and has no electrical effect. It can be set to Input, Output, Bidirectional, Tri-state, or Passive. The pin's **font**, **text size**, **color**, and emphasis (bold or italic) can also be changed.

Syncing sheet pins

Another way to manage the connections between hierarchical labels and sheet pins is to use the Sync Sheet Pins tool. Launch this tool using the  button in the right toolbar or with **Sync Sheet Pins** in a sheet symbol's right click context menu.



This dialog shows the hierarchical labels and hierarchical sheet pins for each hierarchical sheet. If the tool was launched from the context menu of a sheet symbol, only one tab will be available, with the labels and sheet pins for that specific sheet. If the tool was started globally, i.e. with the  button or with **Place** → **Sync Sheet Pins**, a tab will be shown for each hierarchical sheet.



The icon in each tab indicates whether the hierarchical sheet pins on the sheet symbol are correctly matched with the hierarchical labels inside the sheet. If the tab has a  icon, then there is a hierarchical label in the sheet without a matching sheet pin, or a sheet pin without a corresponding hierarchical label, or both. If the tab has a  icon, then the hierarchical labels and hierarchical sheet pins are matched up correctly. Sheet pins and labels are considered matching if they have the same name and the same graphic shape (input, output, bidirectional, tri-state, or passive).


The column on the left lists sheet pins for the current sheet that do not have a corresponding hierarchical label in the sheet. The middle column lists hierarchical labels in the current sheet that do not have a corresponding hierarchical sheet pin on the sheet symbol. The right column lists pairs of matching sheet pins and hierarchical labels. The name of each pin or label is shown along with its graphic shape.

If you click the **Add Hierarchical Labels** button, new hierarchical labels corresponding to the selected sheet pins will be created for you to place sequentially in the sheet. The selected sheet pins are then removed from the left column and added to the right column for matching sheet pins and labels. Clicking **Delete Sheet Pins** will delete the selected sheet pins from the sheet symbol.

If you click the **Add Sheet Pins** button, new sheet pins corresponding to the selected hierarchical labels will be created for you to place on the sheet symbol. The hierarchical labels are then removed from the middle

column and added to the right column for matching sheet pins and labels. Clicking **Delete Hierarchical Labels** will delete the selected hierarchical labels from inside the sheet.

Clicking the  button will match the selected sheet pin and hierarchical label by renaming the sheet pin to match the hierarchical label's name. Clicking the  button will do the opposite, matching the selected sheet pin and hierarchical label by renaming the label to match the sheet pin.

Clicking the  button will unmatch a matched pair, moving both the sheet pin and the hierarchical label back to their respective unmatched columns. The unmatched sheet pin and hierarchical label can then be edited or rematched as desired.

Any changes made in the Sync Sheet Pins dialog are applied immediately, before the dialog is closed. To cancel a change made in the Sync Sheet Pins dialog, use Undo.

层次化设计实例


层次化设计可以被归入几个类别中的一个：

- **Simple:** each sheet is used only once.
- **Complex:** some sheets are instantiated multiple times.
- **Flat:** a sub-case of a **simple** hierarchy, without connections between subsheets and their parent. Flat hierarchies can be used to represent a non-hierarchical design.

每种层次结构模型都可能是有用的；最合适的模型取决于设计需求。

简单的层次结构


一个简单的层次结构的例子是 KiCad 包含的 `video` 演示工程。根原理图包含七个独特的子原理图，每个子原理图都有层次化标签和原理图页面引脚，将子原理图与根原理图相互连接。下面是其中两个子原理图的页面符。



复杂的层次结构

复杂的层次结构 演示工程是一个复杂层次结构的例子。根原理图包含两个子原理图页面符，它们都指向同一个原理图文件（`ampli_ht.kicad_sch`）。这使得设计中包含了同一个放大器电路的两个副本。尽管这两个原理图页面符指向同一个文件名，但原理图的名称是唯一的（`ampli_ht_vertical` 和 `ampli_ht_horizontal`）。在每个子原理图内，除了位号外，其他的电路都是相同的，而位号也是唯一的。


这个工程不包含原理图层次引脚连接。根原理图和子原理图之间的唯一连接是用**电源符号**进行的全局连接。如果设计需要，复杂层次结构中的原理图可以包括原理图层次引脚的连接。



扁平化层次结构


flat_hierarchy 演示工程是一个扁平化层次结构的例子。根原理图包含两个不同的子原理图页面符，没有层次化原理图引脚。在这个工程中，根原理图除了容纳子原理图外没有任何作用，子原理图只是作为原理图中的附加页使用。


NOTE 这是在 KiCad 中创建多页原理图的最简单方法。



检查原理图

查找工具


查找工具在原理图中搜索文本，包括位号、引脚名称、符号字段和图形文本。当该工具找到一个匹配的文本时，画布会被放大并居中显示该匹配的文本。使用顶部工具栏上的  按钮启动该工具。



查找工具有几个选项：

- **Match case:** Selects whether the search is case-sensitive.
- **Whole words only:** When selected, the search will only match the search term with complete words in the schematic. When unselected, the search will match if the search term is part of a larger word in the schematic.
- **Regular Expression:** When selected, regular expressions can be used in the search terms.
- **Search pin names and numbers:** Selects whether the search should apply to pin names and numbers.
- **Search net names:** Selects whether the search should apply to net names (labels, symbol pins, sheet pins, and bus members).
- **Search hidden fields:** Selects whether the search should apply only to visible fields or if it should include hidden symbol fields.
- **Search the current sheet only:** Selects whether the search should be limited to the current schematic sheet.
- **Search the current selection only:** Selects whether the search should be limited to the current selection.

还有一个查找和替换工具，可以通过顶部工具栏上的  按钮激活。这个工具的作用与查找工具相同，但还可以用不同的文本替换部分或全部匹配的文本。



The Find and Replace tool has the same options as the Find tool, with one addition:


- **Replace matches in reference designators:** When selected, reference designators will be modified if they contain matching text. Otherwise reference designators will not be affected.

Search panel

The search panel is a docked panel that lists information about symbols, text, and labels from the schematic. Show or hide the search panel with **View** → **Panels** → **Search** or use the **Ctrl** + **G** shortcut.

Search										
Q C1										
Reference	Value	Footprint	Page	X	Y	Excl. sim	Excl. BOM	Excl. board	DNP	
C101	100nF	Capacitor_SMD:C_0805_2012Metric	1	13300 mils	1250 mils					
C102	1nF	Capacitor_SMD:C_0805_2012Metric	1	6750 mils	1650 mils					
C103	100nF	Capacitor_SMD:C_0805_2012Metric	1	7100 mils	1650 mils					
C104	100nF	Capacitor_SMD:C_0805_2012Metric	1	13300 mils	2050 mils					
C105	1nF	Capacitor_SMD:C_0805_2012Metric	1	1900 mils	3300 mils					
C106	10pF	Capacitor_SMD:C_0805_2012Metric	1	1900 mils	8850 mils					
C107	10pF	Capacitor_SMD:C_0805_2012Metric	1	1100 mils	8900 mils					
C108	10uF	kit-dev-coldfire:SM1206POL	1	2600 mils	10250 mils					

You can optionally filter the list based on a search string. When no filter is used, all items in the design are listed in the corresponding tab. Items from the entire schematic are listed, not just items in the current sheet. Items are filtered based on their properties:


- Symbols and power symbols are filtered by the contents of their fields. You can select whether to search hidden fields by enabling the **Search Hidden Fields** option in the  menu
- Text (text and textboxes) is filtered by the text content
- Labels are filtered by their netnames

You can sort the filtered results in ascending or descending order of the value in a particular column by clicking on that column header.

过滤器支持通配符：***** 匹配任何字符，**?** 匹配任何单个字符。您还可以使用 [正则表达式](#)，如 **/符号值/**。

The displayed information depends on the item type:



- All items list their name and/or value, page number, and X/Y location in the sheet
- Symbols additionally list their reference designator, footprint and attributes (Exclude from Simulation, Exclude from BOM, Exclude from Board, and Do Not Populate)
- Power symbols additionally list their reference designator
- Text and labels additionally list their type, e.g. textbox or hierarchical

When you click an item in the search panel, the schematic editor switches to the item's schematic sheet, and the item is selected in the editing canvas. Depending on what is configured in the  menu, the schematic editor will also pan and/or zoom to the selected item in the editing canvas. Double-clicking an item in the search panel opens its properties dialog.

网络高亮显示


在原理图编辑器中，电气网络可以在原理图中所有出现的位置高亮显示。网络高亮显示可以在原理图编辑器中激活，也可以在启用交叉探测高亮时在 PCB 编辑器中高亮相应的网络是激活（见下文）。当网络高亮显示激活时，高亮的网络将以不同的颜色显示。默认情况下，这种颜色是粉红色，但可以在 "偏好设置" 对话框的颜色部分进行配置。

可以通过点击右边工具栏中的高亮显示网络工具 () 高亮显示网络。另外，高亮网络的快捷键 () 也可以高亮显示光标下的网络。

可以使用清除网络高亮操作（快捷键 ) 或在原理图中的空白区域使用网络高亮显示工具来清除网络高亮网络。默认情况下， 也可以清除网络高亮显示，但如果需要，可以在 **首选项** → **原理图编辑器** → **编辑选项** 中将其禁用。

Net navigator

The net navigator is a docked panel that shows the location of every occurrence of a highlighted net in a schematic. Show or hide the net navigator with **View** → **Panels** → **Net Navigator**.



当您高亮显示原理图中的一个网络时，该网络在原理图中显示的每个位置都会在网络导航面板中列出。与该网络连接的所有标签、符号引脚和工作表引脚都会列出。每个出现点都在其原理图工作表下排序。单击一个出现点可在编辑画布中显示该项目。

When no net is highlighted, the net navigator displays this information for all nets in the schematic.

NOTE The net navigator displays **highlighted** nets, not selected nets.

With the net navigator open and a net highlighted, you can quickly select various items on that net (net labels, sheet pins, and symbol pins) by selecting one of the items on the highlighted net in the schematic canvas and pressing **Tab** / **Shift** + **Tab** to cycle through the net items. Pressing **Tab** selects the next item on the net, while **Shift** + **Tab** selects the previous item.

从 PCB 上交叉探测

KiCad 允许在原理图和 PCB 之间进行双向交叉探测。有几种不同类型的交叉探测。

Selection cross-probing allows you to select a symbol or pin in the schematic to select the corresponding footprint or pad in the PCB (if one exists) and vice-versa. By default, cross-probing will result in the display centering on the cross-probed item and zooming to fit. You can disable the centering and zooming behavior, or disable selection cross-probing entirely, in the Display Options section of the Preferences dialog. Even when selection cross-probing is disabled, you can manually cross-probe from the schematic to the PCB by right-clicking an object and selecting **Select on PCB**, or from the PCB to the schematic by right-clicking an object **and choosing *Select → Select on Schematic***.


Highlight cross-probing allows you to highlight a net in the schematic and PCB at the same time. If the option "Highlight cross-probed nets" is enabled in the Display Options section of the Preferences dialog, highlighting a net or bus in the schematic editor will cause the corresponding net or nets to be highlighted in the PCB editor, and vice versa.

Electrical rules checking

The Electrical Rules Checker (ERC) tool checks for certain errors in your schematic, such as unconnected pins, unconnected hierarchical symbols, shorted outputs or other illegal connections, etc. ERC violations are reported as errors or warnings depending on the severity of the issue detected.

ERC 不是完美的，无法检测所有的错误，但它可以检测到许多常见的问题和疏忽。在继续设计之前，所有检测到的问题都应该进行检查和处理。ERC 的质量与符号创建过程中声明[电气引脚属性](#)的谨慎程度直接相关。如果符号设计不正确，ERC 将不会报告准确的信息。

ERC 可以通过点击顶部工具栏的  按钮并点击 **运行 ERC** 按钮来启动。




Any warnings or errors are reported in the **Violations** tab, and markers for each violation are placed in the schematic so that they point to the relevant part of the schematic. Warnings are indicated by yellow arrows, and errors have red arrows. Excluded violations are shown as green arrows. A list of the ignored tests are shown in the **Ignored Tests** tab. A report file in plain text format can be created after running DRC using the **Save...** button.

NOTE

在 ERC 窗口中选择一个违规，就会跳转到原理图中相应的违规行为。

The numbers at the bottom of the window show the number of errors, warnings, and exclusions. Each type of violation can be filtered from the list using the respective checkboxes. Clicking **Delete Marker** will clear the selected violation until ERC is run again, while clicking **Delete All Markers** will clear all violations until the next ERC run.

可以在对话框中右键点击违规行为，以忽略它们或改变其严重程度：



- **Exclude this violation:** ignores this particular violation, but does not affect any other violations. You can un-exclude a violation by right clicking the excluded violation and selecting **Remove exclusion for this violation**.
- **Exclude with comment...:** the same as **Exclude this violation**, but prompts for a comment explaining the reason for the exclusion. When excluded violations are unhidden (using the **Exclusions** checkbox), exclusion comments are shown with the corresponding excluded violation. To edit an existing exclusion comment or add a comment to an existing exclusion, right click an excluded violation and select **Edit exclusion comment...**
- **Change severity:** changes a type of violation from warning to error, or error to warning. This affects all violations of a given type.
-


Ignore all: ignores all violations of a given type. This test will now appear in the **Ignored Tests** tab rather than the **Violations** tab. You can un-ignore the test again by right clicking the test in the **Ignored Tests** tab, or in the Violation Severity panel in [Schematic Setup](#).

- **Edit violation severities...:** opens the Violation Severity panel in [Schematic Setup](#), for editing the severities of all DRC violation types.

你也可以用 **检查** → **排除标记** 排除所选标记，用 **查看** 菜单显示或隐藏每一类标记（错误、警告和排除）。

Excluded and ignored violations are remembered between runs of the design rule checker. Excluded violations are hidden unless the **Exclusions** checkbox is enabled. Ignored violations are not shown, but there is a list of ignored tests in the **Ignored Tests** tab.


ERC 例子



在上面的截图中，有三个错误。

- 两个输出被连接在一起（右边的红色箭头）。
- 有两个输入没有连接（左边的红色箭头）。实际上每个引脚都有两个错误：引脚未连接，而且每个引脚都是没有被输出引脚驱动的输出引脚。


选择一个 ERC 标记会在窗口底部的信息窗格中显示违规描述。



Per-net ERC markers

Some violations are reported only once per net. For example, the "Input Power pin not driven by any Output Power pins" error technically applies to each Input Power pin on an un-driven net, but only one marker is shown per net. This is to avoid producing a large number of markers for a single root cause. In this case, exactly where the marker is placed in the schematic is arbitrary and does not necessarily indicate the ideal location for fixing the issue.


In the example below, there are four un-driven Input Power pins (one per power symbol), but only two ERC markers. Adding two `PWR_FLAG` symbols, one to each un-driven net, will clear the errors. The "correct" location for the `PWR_FLAG` symbol depends on the schematic and may not be near the particular power symbol where the marker was placed, or even in the same schematic sheet.




电源引脚和电源标志

如下面的例子所示，在电源引脚上出现“输入电源引脚未被任何输出电源引脚驱动”的错误是很常见的，即使电源引脚似乎正确地连接到电源导线。这种情况发生在通过连接器或其他没有被标记为电源输出的元件提供电源的设计中。在这些情况下，ERC 不会检测到任何连接到网络的输出电源引脚，而会判断输入电源引脚没有被电源驱动。

For example, in the below schematic, VCC and GND are connected to a connector with passive pins, so the Input Power pins of U1 are not considered driven by a power source.




To avoid this warning, connect the net to `PWR_FLAG` symbol on such a power net as shown in the following example. The `PWR_FLAG` symbol is found in the `power` symbol library. Alternatively, connect any Output Power pin to the net; `PWR_FLAG` is simply a symbol with a single Output Power pin.



Ground nets often need a `PWR_FLAG` to be manually added, even when power rails do not, because voltage regulators have outputs declared as Output Power, but their ground pins are typically marked as Power Inputs. Therefore grounds are not considered driven by these voltage regulators. This is so multiple regulators can share a common ground without errors caused by two Output Power pins being connected together.

Power nets do not "jump" across components, so, components like passive inline filtering elements may need a `PWR_FLAG` on their downstream side to indicate that the net is still connected to a power source.

In the below schematic, although there is a `PWR_FLAG` on the nets connected to the connectors (`VCC_IN` and `GND_IN`), a `PWR_FLAG` is also needed to mark each of `VCC` and `GND` as power nets, because the filter `FL1` has only Passive pins.




This would be the case also if the VCC_IN and GND_IN nets were connected to a symbol with Output Power pins. In fact, in this schematic, the PWR_FLAG symbols are on VCC_IN and GND_IN are not required, as there are no Input Power pins on those nets.

关于电源引脚和电源标志的更多信息，请参见 PWR_FLAG [文档](#)。

ERC 配置

[原理图设置](#)中的 **违规严重性** 面板让你配置哪些类型的 ERC 应被报告为错误、警告或忽略。



原理图设置中的引脚冲突映射面板允许你配置连接规则，根据哪些类型的引脚相互连接来定义错误和警告的电气条件。例如，默认情况下，当一个输出引脚与另一个输出引脚连接时，会产生错误。



可以通过点击矩阵中的方块来改变规则，使其在各种选择中循环：允许、警告、错误。

ERC 检查清单

下表列出了 KiCad 检查的电气规则和每个检查的默认违规严重程度。所有严重程度都是可配置的。

Connections ERC checks

These ERC checks look for issues with wire and label connections in the schematic.

Violation	Description	Default Severity
Pin not connected	This violation occurs when a symbol pin is not connected to a net, unless the pin has a no-connect flag or has electrical type Unconnected.	Error
Input pin not driven by any Output pins	This violation occurs when a symbol pin with electrical type Input is not connected to a driving pin. Driving pins are pins with the type output, bidirectional, tristate, power output, or passive pins.	Error
Input Power pin not driven by any Output Power pins	This violation occurs when a symbol pin with electrical type Input Power is not connected to an Output Power pin. A common cause of this violation is described above .	Error
A pin with a "no connection" flag is connected	The violation occurs when a symbol pin with a no connection flag is connected to a net.	Warning
Unconnected "no connection" flag	This violation occurs when a No connection flag is not connected to a pin or label.	Warning
Label not connected to anything	This violation occurs when a global, hierarchical, local, or directive label is not connected to a pin or another label.	Error
Global label not connected anywhere else in the schematic	This violation occurs when there are fewer than two symbol pins on a net with a global label (if there are fewer than two pins, then the label isn't being used to connect anything as it is only connected to a single symbol pin).	Warning
Global label only appears once in the schematic	This violation occurs when a global label only appears once in the schematic, meaning that the label is not forming any global connections. This violation is ignored by default to allow users to use global labels to label nets, even if the net does not connect anywhere else.	Ignore

Violation	Description	Default Severity
Local and global labels have the same name	This violation occurs when a local label has the same name as a global label. If these labels are on separate sheets, they will not connect, although they may have been intended to connect. Note that while a local label and a global label with the same name won't connect if they are on different sheets, they will connect if they are on the same sheet.	Warning
Wires not connected to anything	This violation occurs when a wire is not connected to any pin or label.	Error
Bus Entry needed	This violation only applies to projects imported from EAGLE projects. It indicates places where the importer was unable to automatically add bus entries to the imported schematic, so you must add them by hand.	Error
Symbol pin or wire end off connection grid	This violation occurs when a symbol pin or wire end is not aligned to the connection grid. Symbol pins and wire ends need to be aligned to the grid in order to connect to each other. The grid used for this check is defined by the connection grid setting in Schematic Setup → Formatting → Connection grid .	Warning
Four connection points are joined together	This violation occurs when wires join in a four-way (cross) junction. Such junctions are sometimes considered harmful because it can be unclear if all four wires are intended to be joined or if two wires were intended to cross without a junction.	Ignore
Multiple pins with the same pin number	This violation occurs when two pins in the same symbol have the same pin number. Symbol pins must be uniquely numbered within a symbol, and therefore this violation is always an error.	Error (not configurable)
Label connects more than one wire	This violation occurs when a label anchor connects to two wires (where two wires cross without connecting). In this situation is not possible to determine which net the label should connect to.	Warning
Unconnected wire endpoint	This violation occurs when a wire endpoint is not connected to anything.	Warning

Conflicts ERC checks

These ERC checks look for conflicting information in symbols, sheets, and buses.

Violation	Description	Default Severity
Duplicate reference designators	This violation occurs when two symbols have the same reference designator.	Error
Units of same symbol have different values	This violation occurs when units of a single symbol have different values.	Error
Different footprint assigned in another unit of the symbol	This violation occurs when units of a single symbol have different assigned footprints.	Error
Different net assigned to a shared pin in another unit of the symbol	This violation occurs when a pin that is shared between multiple units of a symbol is not connected to the same net in each unit.	Error
Duplicate sheet names within a given sheet	This violation occurs when two hierarchical sheets in the same parent sheet have the same name.	Error
Mismatch between hierarchical labels and sheet pins	This violation occurs when a hierarchical label does not have a corresponding hierarchical sheet pin in the parent sheet, or a hierarchical sheet pin does not have a corresponding hierarchical label in the child sheet.	Error
More than one name given given to this bus or net	This violation occurs when a net has multiple labels attached. Nets can only have a single name, so if multiple labels are attached to a net, one name will be selected and used as the canonical name.	Warning
Conflict between bus alias definitions across schematic sheets	This violation occurs when a bus alias has different members in different sheets. If the same bus alias name is used in multiple sheets, the members of the alias must be the same for each sheet.	Error
Buses are graphically connected but share no bus members	This violation occurs when buses that are graphically connected do not have bus members in common.	Error
Invalid connection between bus and net items	This violation occurs when a bus is connected to a net item, such as a wire, a label referring to a single net, or a sheet pin referring to a single net. Labels and sheet pins can only be connected to buses if they refer to buses rather than individual signals.	Error
Net is graphically connected to a bus but not a bus member	This violation occurs when a net is connected to a bus with a bus entry but the net is not a member of that bus.	Warning

Miscellaneous ERC checks

These ERC checks look for other miscellaneous issues in the schematic.

Violation	Description	Default Severity
Symbol is not annotated	This violation occurs when a symbol is not annotated with a unique reference designator .	Error
Unresolved text variable	This violation occurs when a text variable (<code>\${variable_name}</code>) is used without being defined in Schematic Setup .	Error
SPICE model issue	This violation occurs when a SPICE model has a syntax error or other problem.	Ignore
Labels are similar (lower/upper case difference only)	This violation occurs when two labels are similar and differ only by the case of some letters. This may be a typo causing two labels to be disconnected when they are intended to be connected.	Warning
Power pins are similar (lower/upper case difference only)	This violation occurs when the net names driven by two global power pins are similar and differ only by the case of some letters. This may be a typo causing two global power pins to be disconnected when they are intended to be connected.	Warning
Power pin and label are similar (lower/upper case difference only)	This violation occurs when a label and the net name driven by a global power pin are similar and differ only by the case of some letters. This may be a typo causing two global power pins to be disconnected when they are intended to be connected.	Warning
Library symbol issue	<p>This violation occurs when one of several symbol library issues is detected:</p> <ul style="list-style-type: none"> • The symbol library for a symbol is not included and enabled in the library table • A symbol in the schematic does not exist in its symbol library 	Warning
Symbol doesn't match copy in library	<p>This violation occurs when a symbol in the schematic is different than the library version of the symbol.</p> <p>You can compare between the schematic and library versions of the symbol using the Compare Symbol with Library tool, which is available by right clicking the violation in the ERC window. If desired, you can update the schematic symbol to match the library symbol.</p>	Warning

Violation	Description	Default Severity
Footprint link issue	<p>This violation occurs when one of several footprint assignment issues is detected:</p> <ul style="list-style-type: none"> • The footprint assignment for a symbol is not a valid footprint identifier • The footprint library given in a symbol's footprint assignment is not included and enabled in the library table • The footprint assigned to a symbol does not exist in the specified footprint library 	Warning
Assigned footprint doesn't match footprint filters	This violation occurs when the footprint assigned to a symbol does not match the symbol's footprint filters. If the symbol doesn't have any footprint filters, no violation occurs.	Warning
Symbol has more units than are defined	This violation occurs when a symbol has more units placed in the schematic than are defined in the symbol. Units in the schematic must correspond exactly to the symbol definition.	Error
Symbol has units that are not placed	This violation occurs when a unit from a multi-unit symbol is not placed in the schematic. Unplaced units will not be connected to anything.	Warning
Symbol has input pins that are not placed	This violation occurs when a multi-unit symbol has units with input pins that are not placed, so those input pins will not be connected to anything.	Warning
Symbol has bidirectional pins that are not placed	This violation occurs when a multi-unit symbol has units with bidirectional pins that are not placed, so those input pins will not be connected to anything.	Warning
Symbol has power input pins that are not placed	This violation occurs when a multi-unit symbol has units with power input pins that are not placed, so those input pins will not be connected to anything.	Error
Conflict problem between pins	This violation occurs when a connection between pins is not allowed per the allowed connections in the Pin Conflicts Map .	From Pin Conflicts Map

User-definable ERC violations

You can manually trigger schematic ERC warnings or errors using special [text variables](#). These items will appear as errors or warnings when ERC runs. This can be useful to flag items for later followup or review.

To cause an ERC violation, use the text variable `${ERC_ERROR <violation name>}` or `${ERC_WARNING <violation name>}` depending on whether an error or warning is desired. You can place this in a text item,

For example, a text item containing `${ERC_ERROR TODO}Calculate resistor value` will appear in the board as just the text "Calculate resistor value", and will generate an ERC error named "TODO" with "Calculate resistor value" in the description.

ERC 报告文件

可以通过点击 ERC 对话框中的 **保存...** 按钮来生成和保存 ERC 报告文件。ERC 报告文件的扩展名为 `.rpt`。下面给出一个 ERC 报告文件的例子。

```
ERC report (Fri 21 Oct 2022 02:07:05 PM EDT, Encoding UTF8)

***** Sheet /
[pin_not_driven]: Input pin not driven by any Output pins
; Severity: error
  @(149.86 mm, 60.96 mm): Symbol U1B [74LS00] Pin 4 [, Input, Line]
[pin_not_connected]: Pin not connected
; Severity: error
  @(149.86 mm, 60.96 mm): Symbol U1B [74LS00] Pin 4 [, Input, Line]
[pin_not_connected]: Pin not connected
; Severity: error
  @(149.86 mm, 66.04 mm): Symbol U1B [74LS00] Pin 5 [, Input, Line]
[pin_to_pin]: Pins of type Output and Output are connected
; Severity: error
  @(165.10 mm, 63.50 mm): Symbol U1B [74LS00] Pin 6 [, Output, Inverted]
  @(165.10 mm, 46.99 mm): Symbol U1A [74LS00] Pin 3 [, Output, Inverted]
[pin_not_driven]: Input pin not driven by any Output pins
; Severity: error
  @(149.86 mm, 66.04 mm): Symbol U1B [74LS00] Pin 5 [, Input, Line]

** ERC messages: 5  Errors 5  Warnings 0
```

分配封装

在对 PCB 进行布线之前，需要为每一个将要装配在电路板上的元件选择封装。封装定义了物理元件和电路板上的布线之间的铜连接。

有些符号预分配了封装，但对许多符号来说，有多种可能的封装，所以用户需要选择合适的封装。

KiCad 提供了几种分配封装的方法：

- 符号属性
 - 符号属性对话框
 - 符号字段表
- 在放置符号的同时
- 封装分配工具


下面将对每种方法进行解释。使用哪种方法是一个偏好的问题；根据情况，某种方法可能更方便。所有这些方法都是等效的，它们在符号的 封装 字段中存储所选封装的名称。


NOTE

封装库表需要在分配封装之前进行配置。关于配置封装库表的信息，请参见 [PCB Editor manual](#)。

在符号属性中分配封装


符号的 封装 字段可以直接在符号的属性窗口中编辑。






Clicking the  button in the Footprint field opens the Footprint Chooser, which shows the available footprints sorted by footprint libraries.

The Footprint Chooser filters footprints by name, description, and keywords, as well as any fields that are shown as columns, according to what you type into the search field. * and ? wildcards are available. The

footprint search behaves the same as in the [symbol chooser dialog](#).

If the symbol defines any [footprint filters](#), the **apply footprint filters** option can be used to hide footprints that don't match those filters. If the **filter by pin count** option is selected, only footprints that match the symbol's pincount will be listed. You can choose to sort search results alphabetically or by best match by clicking on the  button.

Single clicking a footprint name selects the footprint and displays it in the preview pane on the right. You can switch between a 2D and 3D preview of the footprint by clicking the  and  buttons. Double clicking on a footprint closes the chooser and sets the symbol's Footprint field to the selected footprint.




用符号字段表分配封装

和单独编辑每个符号的属性相比，符号字段表可以用来在一个地方查看和编辑设计中所有符号的属性。这包括通过编辑每个符号的 封装 字段来分配封装。

符号字段表可以通过 **工具** → **编辑符号字段...**，或者通过顶部工具栏上的  按钮进入。

‘封装’字段在这里的作用与符号属性窗口的作用相同：可以直接编辑，也可以用封装库浏览器直观地选择封装。




关于符号字段表的更多信息，请参见[关于编辑符号属性章节](#)。

放置符号时分配封装

当符号第一次被添加到原理图中时，可以为符号分配封装。

Some symbols are defined with a default footprint. These symbols will have this footprint preassigned when they are added to the schematic. If a symbol has a default footprint, the footprint will be graphically previewed in the symbol chooser dialog when the symbol is selected. For symbols without a default symbol defined, the footprint dropdown will say "No default footprint", and the footprint preview canvas will say "No footprint specified".



符号可以有封装过滤器，指定哪些封装适合与该符号一起使用。如果为选定的符号定义了封装过滤器，那么所有符合封装过滤器的封装都会作为选项出现在封装下拉菜单中。选定的封装将显示在预览画布中，当符号被添加到原理图中时，将被分配给该符号。

NOTE

除非加载封装库，否则封装选项不会出现在封装下拉菜单中。在一个会话中第一次打开 "封装编辑器" 或 "封装库浏览器" 时，将加载封装库。

关于封装过滤器的更多信息，请参阅[符号编辑器文档](#)。

用封装分配工具分配封装


封装分配工具允许你将原理图中的符号与印制电路板布线时用到的封装关联起来。它提供了封装列表过滤、封装查看和3D元件模型查看，以确保将正确的封装与每个元件联系起来。

元件可以手动或通过创建等效文件（.equ 文件）自动分配到你相应的封装。等效文件是将每个元件与它的封装联系起来的查找表。

点击 **工具** → **分配封装...** 来运行该工具，或者点击顶部工具栏上的  图标。

封装分配工具概述

下面的图片显示了封装分配工具的主窗口。



- 左边的窗格包含了与该工程相关的可用封装库的列表。
- 中间窗格包含原理图中的符号列表。

右边的窗格包含了从工程封装库加载的可用封装列表。

- 底部的窗格描述了应用于封装列表的过滤器，并打印了在最右边窗格中选择的封装的信息。

顶部的工具条包含以下命令：

	将当前的封装关联到原理图中。
	编辑全局和工程封装库表。
	在封装查看器中查看选定的封装。
	选择没有封装关联的前一个符号。
	选择下一个没有封装关联的符号。
	撤消上次的编辑。
	重做最后一次编辑。
	使用等效文件执行自动封装关联
	删除所有的封装分配。
	通过所选符号中定义的封装过滤器来过滤封装列表。
	按所选符号的引脚数过滤封装列表。
	按选定的库过滤封装列表。

下表列出了封装分配工具的键盘命令：

向右箭头/Tab	激活当前窗格右侧的窗格。 如果当前激活的是最后一个窗格，则绕到第一个窗格。
向左箭头	激活当前窗格左侧的窗格。 如果当前激活的是第一个窗格，则绕到最后一个窗格。
向上箭头	选择当前所选列表中的前一个项目。
向下箭头	选择当前选择的列表中的下一个项目。
Page Up	选择当前所选项目向上翻一整页的项目。
Page Down	选择当前所选项目向下一整页的项目。
Home	选择当前选择的列表中的第一个项目。
End	选择当前所选列表的最后一个项目。

使用 "封装分配工具" 手动分配 "封装"

要手动将一个封装与一个元件关联起来，首先在元件（中间）窗格中选择一个元件。然后在封装（右）窗格中选择一个封装，双击所需封装的名称。封装将被分配给选定的元件，而下一个没有分配封装的元件将被自动选择。

NOTE

如果没有封装出现在封装窗格中，检查[封装过滤选项](#)是否正确应用。

当所有的元件都有封装时，点击 **OK** 按钮来保存分配并退出工具。或者，点击 **取消**，放弃更新的赋值，或者点击 **应用，保存原理图并继续**，保存新的赋值，而不退出工具。


筛选 "封装" 列表

有四个过滤选项可以限制哪些封装显示在封装窗格中。过滤选项是通过顶部工具栏的三个按钮和一个文本框启用和禁用的。

- ：激活 [过滤器可以在每个符号中定义](#)。例如，一个运算放大器符号可以定义过滤器，只显示 SOIC 和 DIP 封装。
- ：只显示符合所选符号引脚数的封装。
- ：只显示左侧窗格中选择的库的封装。
- 在文本框中输入文本，会隐藏与文本不匹配的封装。当文本框为空时，该过滤器被禁用。

当所有的过滤器被禁用时，会显示完整的封装列表。

窗口的底部窗格中描述了应用的过滤器，以及符合所选过滤器的封装数量。例如，当符号的封装过滤器和引脚数过滤器被启用时，底部窗格会打印封装过滤器和引脚数：




可以同时使用多个过滤器来帮助缩小封装窗格中可能合适的封装列表。KiCad 标准库中的符号定义了封装过滤器，旨在与引脚数过滤器结合使用。

使用封装分配工具自动分配封装

封装分配工具允许你在一个外部文件中存储封装分配，并在以后加载这些分配，甚至在不同的工程中。这使你能够自动将符号与适当的封装联系起来。


外部文件被称为等效文件，它存储了一个符号到相应的封装的映射。等效文件通常使用 `.equ` 文件扩展名。等效文件是具有简单语法的纯文本文件，必须由用户用文本编辑器来创建。语法描述如下。

你可以在 "封装分配工具" 中点击 **偏好设置** → **管理 "封装关联文件"** 来选择使用哪些等效文件。



- 通过点击 **添加** 按钮添加新的等效文件。
- 点击 **删除** 按钮，删除所选的等效文件。
- 通过点击 **上移** 和 **下移** 按钮改变等效文件的优先级。如果一个符号的值在多个等效文件中被发现，最后一个匹配的等效文件的封装将覆盖早期的等效文件。
- 点击 **编辑文件** 按钮，打开所选的等效文件。

相关的环境变量显示在窗口的底部。当 **相对** 路径选项被选中时，这些环境变量将被自动用于使所选等效文件的路径与项目或封装库相对。

一旦所需的等效文件以正确的顺序载入，就可以通过点击封装分配工具顶部工具栏上的  按钮来进行自动封装分配。

所有在加载的等效文件中找到的符号都将自动分配其封装。然而，已经分配了封装的符号将不会被更新。

等效文件格式

等效文件中每一行代表一个符号。每行都有以下结构：

```
'<symbol value>' '<footprint library>:<footprint name>'
```

每个名称/值必须用单引号（'）包围，并由一个或多个空格隔开。以 # 开头的行是注释。

例如，如果你想让所有值为 LM4562 的符号被分配到 Package_S0:SOIC-8_3.9x4.9_P1.27mm 的封装，等效文件中的一行应该是：


```
'LM4562' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
```


下面是一个等效文件的例子：

```
#integrated circuits (smd):
'74LV14' 'Package_S0:SOIC-14_3.9x8.7mm_P1.27mm'
'EL7242C' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'DS1302N' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LM324N' 'Package_S0:SOIC-14_3.9x8.7mm_P1.27mm'
'LM358' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LTC1878' 'Package_S0:MSOP-8_3x3mm_P0.65mm'
'24LC512I/SM' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LM2903M' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LT1129_S08' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LT1129CS8-3.3' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LT1129CS8' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'LM358M' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'TL7702BID' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'TL7702BCD' 'Package_S0:SOIC-8_3.9x4.9_P1.27mm'
'U2270B' 'Package_S0:SOIC-16_3.9x9.9_P1.27mm'

#regulators
'LP2985LV' 'Package_T0_S0T_SMD:SOT-23-5_HandSoldering'
```

查看当前封装

封装分配工具包含一个封装查看器。点击顶部工具栏上的  按钮可以启动封装查看器，并显示选定的封装。



顶部的工具条包含以下命令：

	刷新视图
	放大
	缩小
	放大到适合显示区域
	显示 3D 查看器

左边的工具条包含以下命令：


	使用选择工具
	在两点之间交互测量
	显示网格点或线
	在极坐标系和卡迪尔坐标系之间切换
	使用英寸
	以mil（1/1000英寸）为单位显示坐标
	以毫米为单位显示坐标
	切换全窗口十字准线的显示
	在草图或正常模式下的焊盘显示切换
	在正常模式或轮廓模式下的焊盘显示切换
	在正常模式或大纲模式下的文本显示切换
	在正常模式或大纲模式下的图形线显示切换

查看当前 3D 模型

点击  按钮在 3D 模型查看器中打开封装。

NOTE


如果当前的封装不存在 3D 模型，那么在 3D 浏览器中只显示封装本身。



3D查看器在 [PCB Editor manual](#)中描述。


正向和反向批注

从原理图更新 PCB（正向批注）

使用 "从原理图更新 PCB" 工具将设计信息从原理图编辑器同步到电路板编辑器。在原理图编辑器和电路板编辑器中都可以用 **工具** → **从原理图更新 PCB** (F8) 来访问该工具。你也可以使用电路板编辑器顶部工具栏上的  图标。这个过程通常被称为正向批注。

NOTE

从原理图更新 PCB 是将设计信息从原理图转移到 PCB 的首选方法。在旧版本的 KiCad 中，相应的过程是将网表从原理图编辑器中导出并导入到电路板编辑器中。现在已经没有必要使用网表文件了。



该工具将每个符号的封装添加到电路板上，并将更新的原理图信息传输到电路板上。同时，电路板的网络连接会被更新以匹配原理图。带有[排除在电路板属性之外](#)的符号不会被更新到 PCB 上。

将对 PCB 进行的修改列在 [待应用修改](#) 窗格中。点击 **更新 PCB** 按钮之前，PCB 不会被修改。

你可以使用窗口底部的复选框来显示或隐藏不同类型的信息。可以使用 **保存...** 按钮将更改的报告保存到文件中。

选项

该工具有几个选项可以控制其行为。

Option	Description
Re-link footprints to schematic symbols based on their reference designators	<p>Footprints are normally linked to schematic symbols via a unique identifier created when the symbol is added to the schematic. A symbol's unique identifier cannot be changed, but will be lost when the symbol is deleted, even if a symbol with the same reference designator replaces it.</p> <p>If checked, each footprint in the PCB will be re-linked such that each footprint has its unique identifier updated to match the symbol that has the same reference designator as the footprint.</p> <p>This option should generally be left unchecked. See below for more details on when to use this option.</p>
Replace footprints with those specified by symbols	<p>If checked, footprints in the PCB will be replaced with the footprint that is specified in the corresponding schematic symbol.</p> <p>If unchecked, footprints that are already in the PCB will not be changed, even if the schematic symbol is updated to specify a different footprint.</p>
Delete footprints with no symbols	<p>If checked, any footprint in the PCB without a corresponding symbol in the schematic will be deleted from the PCB. Footprints with the "Not in schematic" attribute will be unaffected.</p> <p>If unchecked, footprints without a corresponding symbol will not be deleted.</p>
Override locks	<p>If checked, locking a footprint will not affect whether a footprint is deleted or replaced based on changes in the schematic.</p> <p>If unchecked, locked footprints will never be deleted or replaced even if they otherwise would be.</p>
Update footprint fields from symbols	<p>If checked, new and updated fields in symbols will be transferred to the corresponding footprints, keeping symbol and footprint fields in sync.</p> <p>If unchecked, footprint fields will not be updated when fields change in the corresponding symbols.</p>
Remove footprint fields not found in symbols	<p>If checked, footprint fields will be removed if they do not exist in the corresponding symbol.</p> <p>If unchecked, footprint fields that do not exist in the corresponding symbol will not be removed, allowing footprints to have additional fields compared to the corresponding symbols.</p>


Re-linking symbols and footprints

Symbols and footprints are linked together using unique identifiers (also called UUIDs). These are handled automatically within KiCad and are not usually visible to users. They allow a symbol and its partner footprint to keep their connection between schematic and PCB, even if the reference designator is changed. New objects get assigned their identifiers upon creation.


Re-linking by unique identifier (default)

In normal use, the **Re-link footprints to schematic symbols based on their reference designators** option should be unchecked. In this mode, symbols with the same identifier as a footprint will update that footprint, regardless of the reference designator. Symbols which have an identifier that doesn't match any footprint will add a new footprint linked to that identifier.

For example, in the below schematic, both R1 and R2 are linked via their unique IDs to footprints on the PCB:



If symbol reference designators are changed in the schematic (e.g. by re-annotation), running the **Update PCB from Schematic** process will update the reference designators on the PCB.




Re-linking by reference designator


If the checkbox is checked, the linking process is done using the reference designators. This can be useful for workflows that result in a symbol being deleted and replaced by another one, rather than being updated in-place. For example, cut-and-pasting a block of schematic or a sheet and copy-pasting and re-annotating will usually break the identifier-based links.

For example in the below case, the resistors R1 and R2 have been deleted and replaced, then re-annotated. While the reference designators are the same, the internal identifiers have changed. Updating the PCB by identifier would cause the existing footprints to be deleted and new ones added - to KiCad, the existing

footprints have no matching symbol. This would cause the footprints to lose their positions and need placing again.




Re-linking the footprints by reference designator causes KiCad to re-create the links, using the matching reference designators as a guide.



Because the links have been re-established, the next forward annotation should use the normal identifier-based linking (i.e. the checkbox should be unchecked).

从 PCB 上更新原理图（反向批注）

KiCad 的典型工作流程是在原理图中进行修改，然后使用 "从原理图更新 PCB" 工具将修改内容同步到电路板上。然而，相反的过程也是可行的：可以在电路板上进行设计修改，然后在原理图或电路板编辑器中使用 **工具 → 从 PCB 更新原理图** 同步回原理图。这个过程也被称为 "反向批注"。



The tool syncs changes in reference designators, values, attributes (like DNP or Exclude From BOM), footprint assignments, other fields, and net names from the board to the schematic. Each type of change can be individually enabled or disabled.

将对原理图进行的修改列在 *待应用的修改* 窗格中。在您点击 **更新原理图** 按钮之前，原理图不会被修改。

您可以使用窗口底部的复选框来显示或隐藏不同类型的信息。可以使用 **保存...** 按钮将更改的报告保存到文件中。

选项

该工具有几个选项可以控制其行为。

Option	Description
Re-link footprints to schematic symbols based on their reference designators	<p>If checked, each footprint in the PCB will be re-linked to the symbol that has the same reference designator as the footprint. This option is incompatible with updating symbol reference designators.</p> <p>If unchecked, footprints and symbols will be linked by unique identifier as usual, rather than by reference designator.</p>
Reference designators	<p>If checked, symbol reference designators will be updated to match the reference designators of the linked footprints.</p> <p>If unchecked, symbol reference designators will not be updated.</p>
Values	<p>If checked, symbol values will be updated to match the values of the linked footprints.</p>
Values	<p>If checked, symbol attributes (like exclude from BOM and DNP) will be updated to match the corresponding attributes of the linked footprints.</p> <p>If unchecked, symbol values will not be updated.</p>
Footprint assignments	<p>If checked, footprint assignments will be updated for symbols which have had their footprints changed or replaced in the board.</p> <p>If unchecked, symbol footprint assignments will not be updated.</p>
Net names	<p>If checked, the schematic will be updated with any net name changes that have been made in the board. Net labels will be updated or added to the schematic as necessary to match the board.</p>
Other fields	<p>If checked, other symbol fields will be updated to match the corresponding fields of the linked footprints. Reference designator, value, and footprint are each controlled by their own separate option.</p> <p>If unchecked, net names will not be updated in the schematic.</p>

NOTE

The [按位置重新批注](#) 该功能可以与反向批注位号结合使用 根据设计中的元件的位置重新批注所有元件。

用 CMP 文件进行反向批注

通过从 PCB 编辑器中导出 CMP 文件（文件 → 导出 → 封装关联（.cmp）文件...）并在原理图编辑器中导入（文件 → 导入 → 封装分配...），也可以将变化从 PCB 同步到原理图。


NOTE

这种方法只能同步对封装分配和封装字段的修改。建议使用 "从 PCB 更新原理图" 工具来代替。

生成输出

打印

KiCad 可以使用 **文件** → **打印...** 将原理图发送到标准打印机。



打印选项

- **Print drawing sheet:** Include the drawing sheet border and title block in the printed schematic.
- **Output mode:** Print the schematic in color or black and white.
- **Print background color:** Include the background color in the printed schematic. This option is only enabled when printing in color.
- **Use a different color theme for printing:** Select a different color scheme for printing than the one selected for display in the Schematic Editor.
- **Page Setup...:** Opens a page setup dialog for setting paper size and orientation.
- **Close:** Closes the dialog without printing.
- **Print:** Opens the system print dialog.


NOTE

打印时使用平台及打印机特有的驱动程序，可能会产生意想不到的结果。当打印到一个文件时，建议使用 **绘图** 而不是 **打印**。

绘图

KiCad 可以使用 **文件** → **绘图...** 将原理图绘制到文件中。

支持的输出格式是 Postscript、PDF、SVG、DXF 和 HPGL。



输出信息 窗格显示有关生成文件的信息。 可以用复选框显示或隐藏不同种类的信息，还可以用 **保存...** 按钮将信息保存到文件中。

点击**绘制当前页** 按钮绘制原理图的当前页。**绘制全部页面** 按钮可以绘制原理图的所有页面。每一页都会生成一个文件，但 PDF 输出除外，它将原理图的每一页作为单独的一页绘制在一个 PDF 文件中。

绘制选项


- **Output directory:** Specify the location to save plotted files. If this is a relative path, it is created relative to the project directory. This path can use [text variables](#), including both project text variables and built-in text variables.
- **Output Format:** Select the format to plot in. Some formats have different options than others.
- **Page size:** Sets the page size to use for the plotted output. This can be set to match the schematic size or to another sheet size.
- **Plot drawing sheet:** Include the drawing sheet border and title block in the printed schematic.
- **Output mode:** Sets the output to color or black and white. Not all output formats support color.
- **Color theme:** Selects the color theme to use for the plotted output.
- **Plot background color:** Includes the schematic background color in the plotted output. The background color will not be plotted if the output format does not support color or the output mode is black and white.
-

Minimum line width: Selects the minimum width for lines. Any lines narrower than this width will be plotted with this minimum width.

- **Position and units:** Sets the plotter origin and units. This option only applies for HPGL output.
- **Pen width:** Sets the plotter's pen width. This option only applies for HPGL output.
- **Generate property popups:** Enables the interactive PDF features described below. This option only applies for PDF output.
- **Generate clickable links for hierarchical elements:** Enables clickable hierarchical sheets, hierarchical sheet pins, and hierarchical labels. When enabled, clicking a hierarchical sheet or sheet pin in the PDF will open the PDF page for that subsheet. Clicking a hierarchical label will open the page for the parent sheet. If **Generate property popups** is also enabled, links will be generated instead of property popups for hierarchical sheets, pins, and labels (i.e. this option takes priority). This option only applies for PDF output.
- **Generate metadata from AUTHOR and SUBJECT variables:** Sets the Author and Subject PDF document properties for the generated PDF based on the `AUTHOR` and `SUBJECT` [project text variables](#), if you have defined them. This option only applies for PDF output.
- **Open file after plot:** automatically opens the plotted output file when plotting is complete.

PDF 交互功能

Plotted PDFs can optionally have several interactive features.



- 可以点击超链接。
- 目录中填充了原理图页以及每张页面中的符号和层次标签。
- 点击原理图对象会弹出一个包含相关信息的菜单。
 - 符号显示其符号字段。
 -

Hierarchical subsheets display their sheetname and filename, as well as an option to enter the sheet itself. This is replaced by a direct link to the subsheet if the **Generate clickable links for hierarchical elements** option is enabled.


- 标签显示已解决的网络和网络类。
- 总线显示其成员。

NOTE

Some of these features are not supported in all PDF readers. The clickable links generated by the **Generate clickable links for hierarchical elements** option are more widely supported than other interactive features.

Generating a bill of materials


KiCad 可以生成物料清单，列出设计中的所有元件。物料清单是可配置的：您可以选择包括哪些元件、元件的排序方式、包括哪些符号字段和顺序，以及输出格式。

使用《符号字段表，符号字段表》导出物料清单。作为打开此对话框的 **导出** 选项卡的快捷方式，您可以选择* **工具** → **生成物料清单...**，或使用顶部工具栏上的  按钮。

物料清单的内容在 **编辑** 选项卡中配置。导出 BOM 文件的格式在 **导出** 选项卡中配置。按下对话框底部的 **导出** 按钮后，BOM 即被写入。

BOM 内容

The exported BOM will contain exactly the components (rows) and fields (columns) shown in the **Edit** tab, with the same grouping and sorting. Components with the **Exclude from BOM** attribute set are hidden in the **Edit** tab and not included in the BOM export unless the **Show 'Exclude from BOM'** box is checked. Components with the DNP (do not populate) attribute set can be optionally excluded from both the table in the **Edit** tab and the exported BOM by checking the **Exclude DNP** box. You can also limit the displayed components to those in the current sheet, the current sheet and all of its subsheets, or the entire schematic by adjusting the **Scope** settings.



选中 **显示** 框的字段将作为列包含在物料清单中，选中按 **分组** 框的字段用于将元件分组。如果元件的所有按 **分组** 字段都相同，且选中了 **分组符号** 框，则元件会被分组到同一行中。您可以为每个字段设置一个任意的列名，并通过拖动列头对列重新排序。

预置可用于配置字段列表。预置可存储显示的字段、用于分组的字段以及列顺序。您可以创建并保存自己的预置，也可以使用多个默认预置之一。自定义预置可以在此对话框或《原理图设置，原理图设置》对话框中删除。

内置预设 "按值分组" 和 "按值和封装分组" 复制了《旧版 BOM 脚本, 旧版 BOM 脚本》, 而 "属性" 只显示参考和值字段以及 DNP、从电路板排除、从仿真排除和从 BOM 排除属性。

Some virtual fields are available that may be useful in BOM exports. Adding a field in the Symbol Fields Table beginning with a [text variable](#) will not create a new field in the symbols, but will create a special column in the table and BOM with auto-generated values for each component. The following variables may be especially useful for creating virtual fields in custom BOM formats:


- `${QUANTITY}` 创建一个字段, 其中包含该元件的分组实例数。
- `${ITEM_NUMBER}` 创建一个包含 BOM 中元件行号的字段。
- `${SYMBOL_NAME}` creates a field that contains the name of the schematic symbol.
- `${SYMBOL_LIBRARY}` creates a field that contains the name of the schematic symbol library.
- `${DNP}` 创建一个带有复选框的字段, 用于控制组件的 DNP 属性。在 BOM 中, 如果元件的 DNP 属性已设置, 则该字段解析为字符串 "DNP", 否则解析为空字符串。
- ``${EXCLUDE_FROM_BOARD}`` 创建了一个带有复选框的字段, 用于控制元件的从电路板排除属性。在 BOM 中, 如果元件的电路板排除属性已设置, 则该字段解析为字符串 "电路板排除", 否则解析为空字符串。
- ``${EXCLUDE_FROM_SIM}`` 创建一个带有复选框的字段, 用于控制元件的 "从仿真中排除" 属性。在 BOM 中, 如果与元件的 "从仿真中排除" 属性已设置, 则该字段解析为字符串 "从仿真中排除", 否则解析为空字符串。
- `${EXCLUDE_FROM_BOM}` 创建一个带有复选框的字段, 用于控制元件的 BOM 排除属性。设置了排除在 BOM 之外属性的元件不会包含在 BOM 中。

Other text variables are also available.

The full functionality of the **Edit** tab, including virtual field behavior, is explained in more detail in the [Symbol Fields Table documentation](#).

BOM format

导出 选项卡包含有关 BOM 输出文件格式的设置, 并显示原始 BOM 输出文件的预览。




您可以在顶部指定输出文件。按下 **导出** 按钮将把 BOM 写入该文件路径。该路径可以包含《文本变量, 文本变量》。

左侧的设置控制 BOM 信息在文件中的格式。您可以更改字段之间的分隔符、围绕每个字段的分隔符、分隔引用序列的分隔符（例如，R1,R3 中的逗号）以及引用范围的分隔符（例如，R1-R3 中的破折号）。如果没有给出范围分隔符，则不会使用范围：例如，R1-R3 将被写成`R1,R2,R3`，假定`,`为引用分隔符。根据 **保留制表符** 和 **保留换行符** 的设置，可以保留或删除字段中的制表符和换行符。

有多种默认格式预设可供选择。您可以选择逗号分隔值 (CSV) 格式、制表符分隔值 (TSV) 格式或分号分隔格式。您还可以创建和保存自己的预设。自定义预置可在此对话框或《示意图设置，示意图设置》对话框中删除。

Legacy BOM generation

以前版本的 KiCad 使用外部脚本将设计信息处理成所需的输出格式。选择 **工具** → **生成传统物料清单...**，仍可使用此物料清单生成工具。



Several BOM generator scripts are included with KiCad, and users can also create their own. BOM generator scripts generally use Python or XSLT, but other tools can be used as long as you can specify a [command line](#) for KiCad to execute when running the generator.

您可以在 **BOM 发生器脚本** 列表中选择要使用的 BOM 生成器。对话框的其余部分显示所选生成器的信息。您可以用 **生成器昵称** 文本框来改变生成器的显示名称。

右边的窗格显示所选脚本的信息。当生成器被执行时，右边的窗格会显示脚本的输出。

底部的文本框包含了 KiCad 用来执行生成器的命令。当选择脚本时，该文本框会自动填充，但对于某些生成器来说，该命令可能需要手工编辑。当关闭 BOM 工具时，KiCad 会保存每个生成器的命令行，因此定制的命令行会被保留下来。关于命令行的更多细节，请参阅 [高级文档](#)。

在 Windows 下，BOM 生成器对话框有一个额外的 *显示控制台窗口* 选项。当这个选项未被选中时，BOM 生成器在一个隐藏的控制台窗口中运行，任何输出都会被重定向并打印在对话框中。当该选项被选中时，BOM 生成器在一个可见的控制台窗口中运行，如果生成器插件提供了一个图形用户界面，这可能是必要的。

BOM 生成器脚本

By default, the legacy BOM tool presents three output script options.




- `bom_csv_grouped_extra` outputs a CSV with a single section containing every component in the design. Components are grouped by value, footprint, DNP (do not populate), and any additional fields that are specified on the command line. To specify extra fields, add the desired field names as quoted strings at the end of the command line. For example, to include the `MPN` field, the end of the command line would be: `<path to script>/bom_csv_grouped_extra.py "%I" "%O.csv" "MPN"`. The columns in the BOM are:
 - 行编号
 - 位号
 - 数量
 - 值
 - 封装
 - 不安装
 - 指定的额外字段
- `bom_csv_grouped_by_value` 输出的 CSV 有两个部分。第一部分包含了设计中的每个元件，每行都有一个元件。第二部分也包含每个元件，但元件是按符号名称、值、封装和 DNP（不安装）分组的。BOM 中的列是：
 - 行编号
 - 数量
 - 位号
 - 值
 - 符号库和符号名称
 - 封装
 - 数据手册
 - 不安装
 - 任何其他符号字段
- `bom_csv_grouped_by_value_with_fp` 输出一个 CSV，其中有一个单独的部分，包含设计中的每个元件。元件按值、封装和 DNP（不安装）进行分组。BOM 中的列是：
 - 位号
 - 数量
 - 值
 - 符号名称
 - 封装

符号描述

- 供应商
- 不安装

额外的生成器脚本与 KiCad 一起安装，但默认情况下不会在生成器脚本列表中填入。这些脚本的位置取决于操作系统，并可能根据安装位置而有所不同。

Operating System	Location
Windows	C:\Program Files\KiCad\9.0\bin\scripting\plugins\
Linux	/usr/share/kicad/plugins/
macOS	/Applications/KiCad/KiCad.app/Contents/SharedSupport/plugins/

通过点击  按钮，可以在 BOM 生成器脚本列表中添加其他脚本。点击  按钮，可以删除脚本。 按钮在文本编辑器中打开所选的脚本。

关于创建和使用自定义 BOM 生成器的更多信息，请参见 [高级文档](#)。

从 PCB 编辑器导出 BOM

The PCB Editor can export a BOM through **File** → **Fabrication Outputs** → **BOM....** This method provides no control over the output format and does not include all symbol information, but is useful for PCB-only workflows that do not involve a schematic. In general, it is recommended to use the schematic editor's BOM export tool instead.

生成网表

网表是一个描述符号引脚之间电气连接的文件。这些连接被称为网络。网表文件包含：

- 符号及其引脚的列表。
- 符号引脚之间的连接（网络）列表。

存在许多不同的网表格式。有时符号表和网表是两个独立的文件。网表是使用原理图设计软件的基础，因为网表建立了与其他电子 CAD 软件，如 PCB 布局软件、仿真器和可编程逻辑编译器的联系。

KiCad 支持几种网表格式：

- KiCad 格式，可由 KiCad PCB 编辑器导入。然而，应该使用 "[从原理图更新 PCB](#)" 工具而不是将 KiCad 网表导入 PCB 编辑器。
- OrCAD PCB2 格式，用于 OrCAD 设计 PCB。
- Allegro format, for designing PCBs with Allegro.
- PADS format, for designing PCBs with PADS.
- CADSTAR 格式，用于 CADSTAR 设计 PCB。
- Spice 格式，用于各种外部电路仿真器。

NOTE


在 KiCad 5.0 及以后的版本中，将设计从原理图编辑器转移到 PCB 编辑器时，没有必要创建网表。推荐使用 ["从原理图更新PCB"](#) 工具。

NOTE

其他使用网表的软件工具可能对元件名称、引脚、网络和其他字段中的空格和特殊字符有限制。为了兼容性，请注意其他工具中的这种限制，并相应地命名元件、网络等。

网表格式

网表是通过导出网表对话框（文件 → 导出 → 网表...）导出的。



KiCad supports exporting netlists in several formats: KiCad, OrcadPCB2, Allegro, PADS, CADSTAR, Spice, and Spice Model. Each format can be selected by selecting the corresponding tab at the top of the window. Some netlist formats have additional options.


点击 **导出网表** 按钮，会提示输入网表文件名并保存网表。

NOTE

对于大型原理图，网表的生成可能需要几分钟。

其他网表格式的自定义生成器可以通过点击 **添加生成器...** 按钮添加。自定义生成器是由 KiCad 调用的外部工具，例如 Python 脚本或 XSLT 样式表。关于自定义网表生成器的更多信息，请参见[添加自定义网表生成器](#)章节。

Spice 网表格式



Spice 网表格式提供了几个选项。

- 当选择 **使用当前图纸作为根图纸** 时，只有当前页图纸导出到子电路模型中。否则，所有原理图图纸将被导出。
- The **Save all voltages** option adds a `.save all` command to the netlist, which causes the simulator to save all node voltages.
- The **Save all currents** option adds a `.probe alli` command to the netlist, which causes the simulator save all node currents.
- The **Save all power dissipations** adds `.probe` commands to save the power dissipation in each component.
- The **Save all digital event data** removes the `esave none` command from the netlist, which causes digital event data to be saved. Digital event data may consume a lot of memory.

NOTE

不同仿真工具之间的行为可能有所不同。

无源符号值会自动调整，以便与各种 Spice 仿真器兼容。具体而言：

μ and M as unit prefixes are replaced with u and Meg, respectively

- Units are removed (e.g. 4.7k Ω is changed to 4.7k)
- RKM 格式的数值被改写为与 Spice 兼容 (例如, 4u7 被改成 4.7u)

Spice 网表导出器还提供了一种简单的方法, 可以用外部仿真器对生成的网表进行仿真。这对于在不使用 [KiCad 的内部 ngspice 仿真器](#) 的情况下运行仿真, 或者使用 KiCad 的仿真器工具不支持的选项运行 ngspice 仿真是很有用的。


Enter the path to the external simulator in the text box, with %I representing the generated netlist. Check the **run external simulator command** box to generate the netlist and automatically run the simulator.

NOTE 默认的仿真器命令 (spice "%I") 必须调整为指向系统上安装的仿真器。

Spice 仿真器预期仿真命令 (.PROBE, .AC, .TRAN 等) 包含在网表中。原理图中包含的任何以句号 (.) 开始的文本行都将被包含在网表中。如果一个文本对象包含多行, 只有以句号开头的行将被包含在内。

根据原理图中符号的 Spice 模型设置, 用于包括模型库文件的 .include 指令被自动添加到网表。

Spice 模型网表格式




KiCad 还可以将原理图的网表导出为 Spice 子电路模型, 这可以包含在一个单独的 Spice 仿真中。原理图中的任何层次标签都被用作子电路模型的引脚。模型中的每个引脚都有批注, 描述该引脚的电气方向:

- 输入 的层次标签被映射到一个 输入 的批注上
- 输出 的层次化标签被映射到 输出 批注上
- 双向 层次标签被映射到 输入输出 批注上
- 三态 的层次标签被映射到 三态 批注上
- 被动 层次标签被映射到 被动 批注上

当选择 **使用当前图纸作为根图纸** 时，只有当前页图纸导出到子电路模型中。否则，所有原理图图纸将被导出。

网表示例

下面是 KiCad 仿真示例的 `sallen_key` 工程的原理图。



该原理图的 KiCad 格式网表如下：

```

(export (version "E")
  (design
    (source "/usr/share/kicad/demos/simulation/sallen_key/sallen_key.kicad_sch")
    (date "Sun 01 May 2022 03:14:05 PM EDT")
    (tool "Eeschema (6.0.4)")
    (sheet (number "1") (name "/") (tstamps "/")
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source "sallen_key.kicad_sch")
        (comment (number "1") (value ""))
        (comment (number "2") (value ""))
        (comment (number "3") (value ""))
        (comment (number "4") (value ""))
        (comment (number "5") (value ""))
        (comment (number "6") (value ""))
        (comment (number "7") (value ""))
        (comment (number "8") (value ""))
        (comment (number "9") (value ""))))))
    (components
      (comp (ref "C1")
        (value "100n")
        (libsource (lib "sallen_key_schlib") (part "C") (description ""))
        (property (name "Sheetname") (value ""))
        (property (name "Sheetfile") (value "sallen_key.kicad_sch"))
        (sheetpath (names "/") (tstamps "/"))
        (tstamps "00000000-0000-0000-0000-00005789077d"))
      (comp (ref "C2")
        (value "100n")
        (fields
          (field (name "Fieldname") "Value")
          (field (name "SpiceMapping") "1 2")
          (field (name "Spice_Primitive") "C"))
        (libsource (lib "sallen_key_schlib") (part "C") (description ""))
        (property (name "Fieldname") (value "Value"))
        (property (name "Spice_Primitive") (value "C"))
        (property (name "SpiceMapping") (value "1 2"))
        (property (name "Sheetname") (value ""))
        (property (name "Sheetfile") (value "sallen_key.kicad_sch"))
        (sheetpath (names "/") (tstamps "/"))
        (tstamps "00000000-0000-0000-0000-00005789085b"))
      (comp (ref "R1")
        (value "1k")
        (fields
          (field (name "Fieldname") "Value")
          (field (name "SpiceMapping") "1 2")
          (field (name "Spice_Primitive") "R"))
        (libsource (lib "sallen_key_schlib") (part "R") (description ""))
        (property (name "Fieldname") (value "Value"))
        (property (name "SpiceMapping") (value "1 2"))
        (property (name "Spice_Primitive") (value "R"))
        (property (name "Sheetname") (value ""))
        (property (name "Sheetfile") (value "sallen_key.kicad_sch"))
        (sheetpath (names "/") (tstamps "/"))
        (tstamps "00000000-0000-0000-0000-0000578906ff"))
      (comp (ref "R2")
        (value "1k")
        (fields

```

在 Spice 格式中, 网表如下 :


```
.title KiCad schematic
.include "ad8051.lib"
XU1 Net-_C2-Pad1_ /lowpass VDD VSS /lowpass AD8051
C2 Net-_C2-Pad1_ GND 100n
C1 /lowpass Net-_C1-Pad2_ 100n
R2 Net-_C2-Pad1_ Net-_C1-Pad2_ 1k
R1 Net-_C1-Pad2_ Net-_R1-Pad2_ 1k
V1 Net-_R1-Pad2_ GND AC 1
V2 VDD GND DC 10
V3 GND VSS DC 10
.ac dec 10 1 1Meg
.end
```

符号和符号库

KiCad 将符号组织到符号库中，符号库是符号的集合。原理图中的每个符号都由一个完整的名称作为唯一标识，完整的名称由库的名称和符号名称组成。例如，标识符 Audio:AD1853 是指 Audio 库中的 AD1853 符号。

管理符号库

KiCad 使用一个符号库表将符号库名称映射到磁盘上的符号库。KiCad 使用一个全局的符号库表，以及一个针对每个工程的表。要编辑符号库表，请使用 偏好设置 → 管理符号库...。



全局符号库表包含了无论当前加载的工程是什么，都可以使用的库列表。该表保存在 KiCad 配置文件夹下的 sym-lib-table 文件中。该文件夹的位置取决于使用的操作系统。

工程专用的符号库表包含了专门为当前加载工程提供的库的列表。如果有任何工程专用的符号库，该表将保存在工程文件夹下的 `sym-lib-table` 文件中。

KiCad's symbol library management system allows directly using many types of symbol libraries, including formats that are native to other non-KiCad EDA tools:

- KiCad symbol libraries (`.kicad_sym` files)
- KiCad Legacy symbol libraries (`.lib` files)
- Altium Designer libraries (`.SchLib` or `.IntLib` files)
- CADSTAR Schematic Archive libraries (`.lib` files)
- [KiCad database library configuration files](#) (`.kicad_dbl` files)
- Eagle libraries (`.xml` files)
- EasyEDA (JLCEDA) Standard Edition libraries (`.json` files)
- EasyEDA (JLCEDA) Professional Edition libraries (`.elibrz`, `.epro`, or `.zip` files)
- [KiCad HTTP library configuration files](#) (`.kicad_httplib` files)

Non-KiCad symbol libraries, including KiCad Legacy symbol libraries, can be migrated to KiCad `.kicad_sym` format using the **Migrate Libraries** button (see the [migrating libraries](#) section).

NOTE

KiCad only supports writing to KiCad's native `.kicad_sym` format symbol libraries. All other symbol library formats are read-only. To modify a non-KiCad format symbol library, you must first convert it to KiCad format.

初始配置




The first time the KiCad Schematic Editor is run and the global symbol table file `sym-lib-table` is not found in the KiCad configuration folder, KiCad will guide the user through setting up a new symbol library table. This process is described [above](#). You can re-run this process at any time by clicking the **Reset Libraries**.



WARNING

Resetting your symbol library table will permanently change your symbol library table on disk.


管理表格条目

符号库只有在它们被添加到全局或工程专用的符号库表中时才能使用。

通过点击  按钮然后选择一个库或点击  按钮然后输入库文件的路径来添加一个库。选定的库将被添加到当前打开的库表中（全局或特定工程）。可以通过选择所需的库条目并点击  按钮来删除库。

The  and  buttons move the selected library up and down in the library table. This does not affect the display order of libraries in the Symbol Editor or Symbol Chooser.

通过取消选中第一列中的 **Active** 复选框，可以使库处于非活动状态。非活动状态的库仍然在库表中，但不会出现在任何库的浏览器中，也不会从磁盘加载，这可以减少加载时间。

通过点击范围内的第一个库，然后  - 点击范围内的最后一个库，可以选择一系列的库。

每个库必须有一个独特的名称：在同一个表中不允许有重复的库名称。然而，名称可以在全局和工程库表中重复。工程表中的库比全局表中的同名库优先级更高。

库的名称不一定要与库的文件名或路径有关。冒号字符（:）不能在库的名称或符号名称中使用，因为它被用作名称和符号之间的分隔符。

Each library entry must have a valid path. Paths can be defined as absolute, relative, or by [path variable substitution](#).

The appropriate library format must be selected in order for the library to be properly read. The supported formats are listed above. Only KiCad format libraries (.kicad_sym) can be saved. Other symbol library formats are read-only and must be converted to KiCad format before you can modify them.

有一个可选的描述字段，用于添加库条目的描述。选项字段目前不使用，所以添加选项在加载库时不会有任何影响。

Path Variable Substitution

The symbol library tables support path variable substitution, which allows you to define path variables containing custom paths to where your libraries are stored. Path variable substitution is supported by using the syntax `${PATH_VAR_NAME}` in the symbol library path.

By default, KiCad defines several path variables which are described in the [project manager documentation](#). Path variables can be configured in the **Preferences** → **Configure Paths...** dialog.

Using path variables in the symbol library tables allows libraries to be relocated without breaking the symbol library tables, so long as the path variables are updated when the library location changes.

NOTE

KiCad will automatically resolve versioned path variables from older versions of KiCad to the value of the corresponding variable from the current KiCad version, as long as the old variable is not explicitly defined itself. For example, `${KICAD8_SYMBOL_DIR}` will automatically resolve to the value of `${KICAD9_SYMBOL_DIR}` if there is no `KICAD8_SYMBOL_DIR` variable defined.

`${KIPRJMOD}` is a special path variable that always expands to the absolute path of the current project directory. `${KIPRJMOD}` allows libraries to be stored in the project folder without having to use an absolute path in the project library table. This makes it possible to relocate projects without breaking their project library tables.

使用模式

符号库可以全局定义，也可以专门为当前加载的工程定义。在用户的全局表中定义的符号库总是可用的，并存储在用户的 KiCad 配置文件夹中的 `sym-lib-table` 文件中。工程专用的符号库表只对当前打开的工程文件有效。

每种方法都有其优点和缺点。在全局表中定义所有的库意味着它们在需要时总是可用的。这样做的缺点是，加载时间会增加。

在工程的基础上定义所有的符号库，意味着你只有工程所需的库，这减少了符号库的加载时间。缺点是你总是要记住添加每个工程所需的每个符号库。

一种使用模式是在全局范围内定义常用的库，并在工程专用的库表中定义工程所需的库。对于如何定义库没有任何限制。

Migrating symbol libraries to KiCad format

Non-KiCad format libraries, including legacy libraries (`.lib` files), are read-only. They need to be converted to KiCad format (`.kicad_sym` files) before you can save changes to them.

NOTE

As with most KiCad files, newer versions of KiCad can open older-format library files, but older versions of KiCad cannot read files once they have been saved by a newer version of KiCad.

Libraries in other formats can be converted to KiCad libraries by selecting them in the symbol library table and clicking the **Migrate Libraries** button. Multiple libraries can be selected and migrated at once by `Ctrl`-clicking or `shift`-clicking.

也可以一次转换一个库，方法是在符号编辑器中打开它们并将它们另存为新库。

遗留工程重新映射

当加载在符号库表实现之前创建的原理图时，KiCad 将尝试将原理图中的符号库链接重新映射到适当的库表符号。这个过程的成功与否取决于几个因素：

- 原理图中使用的原始库仍然可用，并且与符号被添加到原理图中时相比没有变化。
- 所有恢复操作都是在检测到创建恢复库或保持现有恢复库最新时进行的。
- 工程符号缓存库的完整性没有被破坏。

WARNING

重新映射将在工程文件夹中的 `rescue-backup` 文件夹中备份所有在重新映射期间被改变的文件。在重新映射之前，一定要对你的工程做一个备份，以防出错。

WARNING

即使恢复操作已被禁用，也会被执行，以确保正确的符号可用于重新映射。不要取消这个操作，否则重新映射将不能正确地重新映射原理图符号。任何错误的符号链接将不得不手动修复。

NOTE

如果原来的库已经被删除，并且没有进行恢复，作为最后的手段，缓存库可以作为恢复库使用。将缓存库复制到一个新的文件名，并使用符号库表实现之前的 KiCad 版本将新的库文件添加到库列表的顶部。

创建和编辑符号

符号是一个元件的在原理图上的表述。一个符号由以下部分组成：

- 图形对象（直线、圆形、圆弧、文字等），决定了符号在原理图中的外观。
- 引脚，具有图形属性（直线、时钟、反相、低电平有效等）和电气属性（输入、输出、双向等），由电气规则检查（ERC）工具使用。
- 字段，如位号、值、PCB 设计的对应封装名称等。

A symbol library is composed of one or more symbols. Generally the symbols are logically grouped by function, type, and/or manufacturer. Each symbol library is a single file with the `.kicad_sym` extension.

符号可以从同一库中的另一个符号衍生出来。派生符号共享基础符号的图形形状和引脚定义，但可以覆盖基础符号的属性字段（值、封装、封装筛选器、数据手册、描述等）。派生符号可用于定义与基本部件相似的符号。例如，74LS00、74HC00 和 7437 符号都可以从 7400 符号衍生出来。在以前的 KiCad 版本中，派生符号被称为别名。

符号编辑器概述

KiCad provides a symbol editing tool that allows you to create libraries; add, edit, delete, or transfer symbols between libraries; export symbols to files; and import symbols from files. The Symbol Editor can be launched from the KiCad Project Manager or from the Schematic Editor (**Tools** → **Symbol Editor**). You can also open the Symbol Editor from the [a symbol in the schematic](#); in this way you can edit either the library copy or the schematic copy of that symbol in the editor.

NOTE


Editing the library version of a symbol will not affect any copies of that symbol that have been added to a schematic until the schematic copy is updated from the library. Conversely, editing the schematic version of a symbol will not affect the library version of a symbol or any other copies of that symbol in a schematic.

一般来说，设计一个符号的流程包括：

- 定义符号是否由一个或多个单元组成。
- 定义符号是否有替代的主体风格（也称为德摩根代号）。
- 使用直线、矩形、圆形、多边形和文字设计其符号外观。
- 添加引脚，并仔细定义每个引脚的图形元素、名称、编号和电气属性（输入、输出、三态、电源输出等）。
- 确定该符号是否应从另一个具有相同图形设计和引脚定义的符号中衍生出来。
- 添加可选的字段，如 PCB 设计软件使用的封装名称和/或定义其可见性。
- 通过添加描述字符串和数据手册链接来记录该符号，等等。
- 将其保存在所需的库中。























The Symbol Editor main window is shown below. It has three toolbars for quick access to common features and a symbol viewing/editing canvas. Not all commands are available on the toolbars, but all commands are available in the menus.

In addition to the toolbars, there are collapsible panels for the symbol tree, Properties Manager, and selection filter on the left. The bottom of the window contains a message panel that shows details about the selected object.












Top toolbar

主工具栏位于主窗口的顶部。工具栏的按钮包括撤销/重做命令、缩放命令、符号属性对话框和单元外观管理控制等。

	Create a new symbol in the selected library.
	Save the currently selected library. All modified symbols in the library will be saved.
	Undo last edit.
	Redo last undo.
	Refresh display.
	Zoom in.
	Zoom out.
	Zoom to fit symbol in display.
	Zoom to fit selection.
	Rotate counter-clockwise.
	Rotate clockwise.
	Mirror horizontally.
	Mirror vertically.
	Edit the current symbol's properties .
	Edit the symbol's pins in a tabular interface .
	Open the symbol's datasheet, if it is defined.
	Run the symbol checker to test the current symbol for design errors.
	Select the normal body style . The button is disabled if the current symbol does not have an alternate body style.
	Select the alternate body style . The button is disabled if the current symbol does not have an alternate body style.
	Select the unit of a multi-unit symbol to display. The drop down control will be disabled if the current symbol does not have multiple units.
	Enable synchronized pin edit mode . When this mode is enabled, any pin modifications are propagated to all other symbol units. Pin number changes are not propagated. This mode is automatically enabled for symbols with multiple interchangeable units and cannot be enabled for symbols with only one unit.
	Insert current symbol into the schematic.













左侧工具栏显示控制

The left toolbar provides options to change the display of items in the Symbol Editor.


	Toggle grid visibility on and off.
	Toggle item-specific grid overrides on and off.
	Set units to inches, mils (0.001 inch), or millimeters.
	Toggle full screen cursor on and off.
	Toggle display of pin electrical types.
	Toggle display of hidden (invisible) pins.
	Toggle display of hidden (invisible) fields.
	Toggle display of library and symbol tree.
	Toggle display of Properties Manager panel.

Right toolbar tools

Placement and drawing tools are located in the right toolbar.

	Select tool. Right-clicking with the select tool opens the context menu for the object under the cursor. Left-clicking with the select tool displays the attributes of the object under the cursor in the message panel at the bottom of the main window. Double-left-clicking with the select tool will open the properties dialog for the object under the cursor.
	Pin tool. Left-click to add a new pin .
	Graphical text tool. Left-click to add a new graphical text item .
	Graphical textbox tool. Left-click to add a new graphical textbox item .
	Rectangle tool. Left-click to begin drawing the first corner of a graphical rectangle . Left-click again to place the opposite corner of the rectangle.
	Circle tool. Left-click to begin drawing a new graphical circle from the center. Left-click again to define the radius of the circle.
	Arc tool. Left-click to begin drawing a new graphical arc item from the first arc end point. Left-click again to define the second arc end point. Adjust the radius by dragging the arc center point.
	Bezier curve tool. Left-click to begin drawing a new graphical bezier curve item . First click for the start point, then for the control points and the end point. Adjust the curve by dragging the points.
	Connected line tool. Left-click to begin drawing a new graphical line item in the current symbol. Left-click for each additional connected line. Double-left-click to complete the line.
	Connected line tool. Left-click to begin drawing a new graphical line item in the current symbol. Left-click for each additional connected line. Double-left-click to complete the line.
	Anchor tool. Left-click to set the anchor position of the symbol.
	Delete tool. Left-click to delete an object from the current symbol.

Browsing, modifying, and saving symbols

The  button displays or hides the list of available libraries, which allows you to select an active library. When a new symbol is created, it will be placed in the active library.

Clicking on a symbol name opens that symbol in the editor, and hovering the cursor over the name of a symbol displays a preview of the symbol.

NOTE

有些符号是由其他符号衍生出来的。派生的符号名称在树状图中以 大写字母 显示。如果一个派生符号被打开，它的符号图形将不能被编辑。它的符号字段将可以正常编辑。要编辑一个基本符号及其所有衍生符号的图形，请打开基本符号。

After modification, a symbol can be saved in the current library or a different library. To save the modified symbol in the current library, click the  icon.

NOTE

保存一个修改过的符号也会保存同一库中所有其他修改过的符号。

To save the symbol changes to a new symbol, click **File** → **Save As...** The symbol can be saved in the current library or a different library (including a new library), and a new name can be set for the symbol. Alternatively, you can use **File** → **Save Copy As...**, which behaves the same as **Save As** except that the original symbol remains open rather than switching to the new symbol.


To create a new file containing only the current symbol, click **File** → **Export** → **Symbol....** This file will be a standard symbol library file which will contain only one symbol. The library will not be added to your library table.

The editor can also open symbols from the schematic. To edit a symbol from the schematic, right click a symbol in the Schematic Editor and select **Open in Schematic Editor** (**Ctrl** + **E**).

Editing and saving the schematic copy of a symbol will only update that symbol in the schematic; it will not update other copies of that symbol in the schematic, and it will not change the original library copy of the symbol. When you open the schematic copy of a symbol, the Schematic Editor displays an info bar that warns you the library copy will not be modified. You can click the link in this info bar to open the library version of the symbol instead, or press **Ctrl** + **Shift** + **E**.


Creating a new symbol library

You can create a new symbol library by clicking **File** → **New Library....** At this point you must choose whether the new library should be added to the global symbol library table or the project symbol library table. Libraries in the global library table will be available to all projects, while libraries in the project library table will only be available in the current project.



Following selection of the library table, you must choose a name and location for the new library. A new, empty library will be created at the specified location.

创建一个新符号

To create a new symbol in the current symbol library, click the  button. You will be asked for a number of symbol properties.

- 符号名称
- 一个可选的基础符号，用于派生新的符号。新符号将使用基础符号的图形形状和引脚配置，但其他符号信息可以在派生符号中修改。基础符号必须与新派生符号在同一个库中。
- 位号前缀 (U, C, R) 。
-


每个符号的单元数，以及这些单元是否可以互换（例如，一个 7400 四路 NAND 符号可以有 4 个单元，每个门一个）。

- 是否需要另一种主体样式（有时被称为 "德-摩根等价"）。
- Whether the symbol is a power symbol. Power symbols appear in the **Add Power Symbol** dialog in the Schematic editor, make global net connections based on their value, cannot be assigned a footprint, and are excluded from the PCB and bill of materials.
- 该符号是否应从物料清单中排除。
- 该符号是否应从 PCB 中排除。

还有几种图形选项。

- 每个引脚的末端和它的引脚名称之间的偏移。
- 是否应显示引脚编号和引脚名称。
- 引脚名称是否应显示在引脚旁边，或显示在符号主体内的引脚末端。

这些属性以后也可以在[符号属性窗口](#)中修改。



Symbol name:

Derive from existing symbol:

Default reference designator:

Number of units per package: ☐ All units are interchangeable

☐ Create symbol with alternate body style (De Morgan)

☐ Create symbol as power symbol

☐ Exclude from schematic bill of materials

☐ Exclude from board


Pin name position offset: mm


☒ Show pin number text

☒ Show pin name text


☒ Pin name inside


一个新的符号将使用上述属性被创建，并将出现在编辑器中，如下图所示。



The blue cross in the center is the symbol anchor, which specifies the symbol origin i.e. the coordinates (0, 0). The anchor can be repositioned by selecting the  button and clicking on the new desired anchor position.

Editing Symbol Properties

符号属性是在创建符号时设置的，但它们可以在任何时候被修改。要改变符号属性，请点击  图标，显示符号属性对话框。你也在编辑画布中空白位置双击打开属性对话框。




设置 **单元数量**，并检查 **所有单元都可互换** 和 **具有交替的主体风格**（如适用）是很重要的，因为这些设置会影响引脚和图形被添加到每个符号单元的方式。

如果你在向符号添加引脚后再改变符号的单元数，你将需要做额外的工作来为额外的单元添加引脚和图形。如果最初正确设置了这些属性，引脚和图形就会自动添加到每个单元。尽管如此，还是可以在任何时候修改这些属性。

图形选项 **显示引脚编号** 和 **显示引脚名称** 用来定义引脚编号和引脚名称文本的可见性。选项 **将引脚名称置于内部** 定义了引脚名称相对于引脚主体的位置。如果该选项被选中，引脚名称将被显示在符号的轮廓内。在这种情况下，**引脚名称位置偏移** 属性定义了文字远离引脚末端的位置。通常，0.02 到 0.05 英寸是合理的。

下面的例子显示了一个没有勾选 **将引脚名称置于内部** 选项的符号。注意名称和引脚编号的位置。



Symbol Name and Keywords

Symbol name is the symbol's name in the library. Symbols are identified by a combination of the library and symbol name.

在以前的 KiCad 版本中，符号名称与 值 字段相连。在 KiCad 7.0 及以后的版本中，这种联系被删除。

The **keywords** should contain additional terms related to the component. Keywords are primarily used, in combination with the symbol name and the **Description** field, for searching for the symbol in the Symbol Chooser and the Symbol Editor. Those three items are also displayed when you select a symbol in the Symbol Chooser.

符号字段

Symbols contain multiple fields, which are named values containing information related to the symbol. Fields can be displayed on the schematic or hidden and only shown in the symbol's properties. Some fields have special meaning to KiCad: **Reference** and **Footprint** are both critical for creating a PCB, for example. Other fields may contain information that is important for a design but is not interpreted by KiCad, like pricing or stock information for a part.

Any fields defined in a library symbol will be included in the symbol when it is added to a schematic. You can also add new fields to symbols in the schematic. Whether they are in the library symbol or not, these fields can then be edited on a per-symbol basis in the schematic. They are also transferred to the symbol's corresponding footprint in the PCB.

NOTE

Symbol fields are different than graphic text. In addition to being named, fields can be moved and edited in the schematic, while symbol text can only be edited in the symbol editor.

All library symbols are defined with five default fields: **Reference**, **Value**, **Footprint**, **Datasheet**, and **Description**, which are added whenever a symbol is created. These default fields cannot be deleted. Only the **Reference** field is required to have a value: the contents of a library symbol's **Reference** field is used as the reference designator prefix when the symbol is added to a schematic. In the schematic, the symbol's **Reference** field contains the entire reference designator.

如果使用 **封装** 字段，则包含符号与封装关联。格式是 **LIBNAME:FOOTPRINTNAME**，其中 **LIBNAME** 是封装库表中的封装库名称（见 PCB 编辑器手册中的 [封装库表](#) 部分），**FOOTPRINTNAME** 是 **LIBNAME** 库中的封装名称。

The **Description** field can contain text describing the symbol such as the component function, distinguishing features, and package options. Together with the symbol's name and keywords, text in this field is used when searching for symbols in the Symbol Chooser or Symbol Editor. Before KiCad version 8.0, this was a dedicated property (like the symbol name and keywords) rather than a symbol field.

Symbols defined in libraries are typically defined with only these five default fields. Additional fields such as vendor, part number, unit cost, etc. can be added to library symbols but generally this is done in the schematic editor so the additional fields can be added to every symbol in the schematic, not just all symbols of one type.


NOTE

创建额外的空符号字段的一种便捷方法是使用定义字段名称模板。字段名称模板定义空字段，当每个符号插入原理图时，这些字段会被添加到每个符号中。字段名称模板可以在原理图编辑器首选项中全局定义（针对所有原理图），也可以在原理图设置对话框中局部定义（针对每个工程）。

NOTE

如果你想在符号字段中管理大量的元件数据，可以考虑使用[数据库关联库](#)。

要编辑一个现有的符号字段，请双击该字段，选择它或悬停并按 **E**，或右击字段文本并选择 **属性...**。

To add new fields, delete optional fields, or edit existing fields, use the  icon on the main tool bar to open the [Symbol Properties dialog](#). Fields can be arbitrarily named, but names starting with `ki_`, e.g. `ki_description`, are reserved by KiCad and should not be used for user fields.


Fields have a number of properties, each of which is shown as a column in the properties grid. Not all columns are shown by default; columns can be shown or hidden by right clicking on the grid header and selecting or deselecting columns from the menu.

Footprint Filters

封装筛选器标签用于定义哪些封装适合与符号一起使用。筛选器可以在封装分配工具中使用，以便只显示每个符号合适的封装。

可以定义多个封装筛选器。符合任何一个筛选器的封装将被显示；如果没有定义筛选器，那么所有的封装都将被显示。


筛选器可以使用通配符。* 匹配任何数量的字符，包括零，而 ? 匹配零或一个字符。例如，`SOIC-*` 将匹配 `SOIC-8_3.9x4.9mm_P1.27mm` 封装以及任何其他以 `SOIC-` 开头的封装。筛选器 `SOT?23` 匹配 `SOT23` 以及 `SOT-23`。



Embedding files

External files can be embedded within a symbol. Embedding a file stores a copy of the file inside the symbol. The symbol can then refer to the embedded copy of the file instead of the external file, which makes the

symbol more portable as it doesn't rely on an external file, although the symbol library's filesize is increased as a result. In symbols this is especially useful for embedding datasheets and [SPICE models](#). Files embedded in a symbol are deduplicated when the symbol is added to a schematic: if a file is embedded in a symbol, and multiple instances of that symbol are added to the schematic, only one copy of the file will be embedded, and all of the schematic instances will refer to the same embedded file. Files embedded in a schematic cannot be referred to in the parent schematic. File embedding is explained in more detail in the [Schematic Setup documentation](#).



NOTE

You can add a datasheet, or a SPICE model, to a symbol and embed it in one step. To do so, browse for a datasheet (in the Symbol Properties dialog) or a SPICE model (in the SPICE Model Editor) and enable the **Embed File** checkbox in the file browser while choosing a file. This embeds the file and automatically uses the embedded reference as the file path instead of the path to the external file.

Symbol Units and Alternate Body Styles

Symbols can have more than one unit per package, each with different graphics and pin configurations. This is often used for logic gates, opamps, or other components that have multiple subunits within one physical package. Symbols can also have up to two body styles, a standard symbol and an alternate symbol often referred to as a "De Morgan equivalent".



For example, consider a relay with two switches, which can be designed as a symbol with one body style and three different units: a coil, switch 1, and switch 2. Designing a symbol with multiple units per package and/or alternate body styles is very flexible. A pin or a body symbol item can be common to all units or specific to a given unit or they can be common to both symbolic representation so are specific to a given symbol representation.

By default, pins are specific to a unit and body style. When a pin is common to all units or all body styles, it only needs to be created once, no matter how many units or body styles are used. This is also the case for the body style graphic shapes and text, which may be common to each unit, but typically are specific to each body style.


要向一个符号添加额外的单元，在符号属性对话框中将 **单元数量** 属性设置为适当的数字。默认情况下，符号单元被命名为 **单元 A**、**单元 B** 等，但你可以使用 **编辑** → **设置单元显示名称...** 为当前单元设置一个任意的名称。

Use the Unit A unit selection dropdown to select the unit you wish to edit.

要添加一个备用的主体样式，请在符号属性对话框中设置 **存在备用的主体样式（德摩根）** 属性。

If the symbol has an alternate body style defined, one body style must be selected for editing at a time. To edit the normal representation, click the  icon. To edit the alternate representation, click on the  icon.


NOTE

Synchronized Pins Edit Mode can be enabled by clicking the  icon. In this mode, pin modifications are propagated between symbol units; changes made in one unit will be reflected in the other units as well. When this mode is disabled, pin changes made in one unit do not affect other units. This mode is enabled automatically when **All units are interchangeable** is checked, but it can be disabled. The mode cannot be enabled when **All units are interchangeable** is unchecked or when the symbol only has one unit.


具有多个不可互换单元的符号示例

对于具有多个不能互换单元的符号的例子，思考一下继电器，它的符号 3 个单元：一个线圈、开关 1 和开关 2。


这三个单元并不都是一样的，所以在符号属性对话框中应取消选择 **所有单元都可以互换**。另外，这个选项可以在最初创建符号时指定。




单元 A



单元 B



单元 C










单元 A 与单元 B、单元 C 的符号和引脚布局不一样，所以这些单元不能互换。

Symbol Graphics

Graphical elements create the visual representation of a symbol and contain no electrical connection information. You can draw new graphic shapes using the buttons on the right toolbar. The following types of objects are available:

-


Lines () and polygons () defined by start and end points.

- Rectangles () defined by two diagonal corners.
- Circles () defined by the center and radius.
- Arcs () defined by the starting and ending point of the arc and its center.
- Graphical text () and textboxes (), which is automatically oriented to be readable, even when the symbol is mirrored. Note that graphic text items are not the same as symbol fields.

Each graphic item (line, arc, circle, etc.) can be defined as common to all units and/or body styles or specific to a given unit and/or body style.

Element options can be quickly accessed by right-clicking on the element to display the context menu for the selected element. You can also double-left-click on an element to modify its properties, or edit its properties using the Properties Manager panel.


Below is the properties dialog for a polygon element.



图形元素的属性是：

- **Border** determines whether the the shape's outline should be drawn.
- **Width** and **color** define the line width and color of the border. A border width of **0** uses the schematic's default symbol line width. **Style** determines the line style of the border (solid, dashed, dotted, etc.).
- **Fill Style** determines if the shape defined by the graphical element is to be drawn unfilled or filled. The fill color can be the color theme's body outline color, body background color, or a custom color.
- **Common to all units in symbol** determines if the graphical element is drawn for each unit in symbol with more than one unit per package or if the graphical element is only drawn for the current unit.
- **Common to all body styles (De Morgan)** determines if the graphical element is drawn for each symbolic representation in symbols with an alternate body style or if the graphical element is only drawn for the current body style.
- **Private to Symbol Editor** causes the shape to be visible only when the symbol is edited in the Symbol Editor. The shape will be hidden when the symbol is added to a schematic.

符号引脚


可以点击  按钮来创建和插入一个引脚。可以通过双击引脚来编辑引脚的属性。也可以删除或移动你已经添加的引脚。必须小心地创建引脚，因为任何错误都会对 PCB 设计产生影响。

一个引脚是由它的图形表示、名称和编号定义的。引脚的名称和编号可以包含字母、数字和符号，但不能包含空格。为了使电气规则检查（ERC）工具发挥作用，引脚的电气类型（输入、输出、三态...）也必须被正确定义。如果这个类型定义不正确，原理图上的 ERC 检查结果可能是无效的。


要点：

- 符号的引脚按编号与封装的焊盘相匹配。符号中的引脚编号必须与封装中相应的焊盘编号相对应。
- 不要在引脚名称和数字中使用空格。空格将被自动替换成下划线（`_`）。
- 要定义带有反转信号（上划线）的引脚名称，请使用 `~`（波浪号）字符后跟文本以在大括号中反转。例如 `{FO}0` 会显示 `FO 0`。
- 如果引脚名称为空，则认为该引脚未被命名。
- 引脚名称可以在一个符号中重复。
- 引脚编号在一个符号中必须是唯一的。

引脚属性



The image shows the 'Pin Properties' dialog box in a software application. It contains several input fields and checkboxes for configuring a pin. The 'Pin name' field is empty. The 'Pin number' field contains '1'. The 'Electrical type' is set to 'Output'. The 'Graphic style' is set to 'Line'. The 'X position' is 300 mils, 'Y position' is 0 mils, and 'Orientation' is 'Left'. The 'Pin length' is 100 mils, 'Name text size' is 50 mils, and 'Number text size' is 50 mils. There are checkboxes for 'Common to all units in symbol', 'Common to all body styles (De Morgan)', and 'Visible' (which is checked). A 'Preview' window shows a red pin symbol with the number '1' and a blue circle. At the bottom, there are 'Cancel' and 'OK' buttons, and a link to 'Alternate pin function definitions'.

Pin name:		<input type="checkbox"/> Common to all units in symbol
Pin number:	1	<input type="checkbox"/> Common to all body styles (De Morgan)
Electrical type:	Output	<input checked="" type="checkbox"/> Visible
Graphic style:	Line	Preview:
X position:	300 mils	
Y position:	0 mils	
Orientation:	Left	
Pin length:	100 mils	
Name text size:	50 mils	
Number text size:	50 mils	
> Alternate pin function definitions		
		<input type="button" value="Cancel"/> <input type="button" value="OK"/>


引脚属性对话框允许你编辑引脚的所有属性。当你创建一个引脚或双击一个现有的引脚时，这个对话框会自动弹出。对话框允许你修改：

引脚名称和文字大小。

- 引脚编号和文字大小。
- 引脚的长度。
- 引脚的电气类型和图形风格。
- 单元和备用主体。
- 引脚可见性。
- 《备用引脚定义，备用引脚定义》。


引脚图形样式

不同的引脚图形风格如下图所示。这些样式是纯粹的图形，不影响引脚的电气类型。



引脚电气类型

Each pin in a symbol has an electrical type, such as input, output, or tri-state.



选择正确的电气类型对原理图 ERC 工具很重要。ERC 将检查引脚的连接是否恰当，例如，确保输入引脚被驱动，电源输入从适当的来源接收电源。

You can use the **Pin Conflicts Map** in the schematic editor to configure which pin types are allowed to connect and which will conflict. The default Pin Conflicts settings are briefly explained below. For more information, see the [ERC documentation](#).

Additionally, some pin types have special behavior outside of ERC. In the router, pads corresponding to a **free** pin can be connected to copper of any other net without causing a DRC error, and multiple pads corresponding to a single **unconnected** pin do not need to be connected to each other in the board.

NOTE

The pin type that produces the optimal ERC pin conflict checking behavior is not always the same as the pin’s conceptual pin type. When selecting a pin type, you should consider how that type will interact with the pin type of other connected pins and whether that will result in the desired ERC behavior. An example is an analog control pin that generates a current and senses the voltage generated by that current flowing through an external resistor. This pin could be considered an input pin because it senses a voltage provided externally. However, in a schematic this pin will be connected to a resistor pin (passive) and not to an output pin. There shouldn’t be an ERC violation if the pin isn’t connected to an output pin; in fact, there should be an ERC violation if the pin *does* connect to another output pin, as the pin would be sourcing a current on a net that is already driven. Therefore such a pin should have the Output pin type even though it is sensing a voltage and could be considered an input.

Pin Type	Description
----------	-------------

Input	A pin which is exclusively an input. The default Pin Conflicts settings allow input pins to connect to most other types of pin. Also, an ERC violation will be produced if an input pin is not driven, i.e. it is not connected to a pin with type output, bidirectional, tristate, power output, or passive.
Output	A pin which is exclusively an output. The default Pin Conflicts settings allow output pins to connect to most types of pin that aren't also outputs.
Bidirectional	A pin that can be either an input or an output, such as a microcontroller data bus pin. The default Pin Conflicts settings allow bidirectional pins to connect to most other types of pins, though there are a few more restrictions than with input pins.
Tri-state	A three state output pin (high, low, or high impedance). The default Pin Conflicts settings allow tri-state pins to connect to most other types of pins, but warnings are generated when they are connected to most types of output or power pins.
Passive	A pin that is not connected to active electronics, for example pins on a resistor or connector. The default Pin Conflicts settings allow passive pins to connect to most other types of pin.
Free	<p>A pin that does not electrically affect the operation of the device. These pins typically represent package leads that are not internally connected to the chip. The default Pin Conflicts settings allow free pins to connect to most other types of pin.</p> <p>In the PCB editor, pads corresponding to free pins can be connected to copper of any other net without causing a DRC error.</p>
Unspecified	A pin which has an unspecified type. With the default Pin Conflicts settings, ERC generates warnings when unspecified pins are connected to most other types of pins.
Power input	<p>A pin that powers the device. The default Pin Conflicts settings allow power input pins to connect to most other pin types. However, power input pins that are not connected to a power output pin generate an ERC violation.</p> <p>Additionally, power input pins that are marked invisible are automatically connected to the net with the same name as the pin. This behavior is supported primarily for legacy projects and is not recommended for new designs. See the Hidden Power Pin section for more information.</p>
Power output	A pin that provides power to other pins, such as a regulator output. The default Pin Conflicts settings allow power output pins to connect to most types of input pins, but not output pins.
Open collector	An open collector logic output. The default Pin Conflicts settings allow open collector pins to connect to most input pins and other open collector pins, but not to most other types of outputs.


Unconnected	<p>A pin that should not be connected to anything. ERC does not allow pins of type unconnected to connect to any other type of pin, and ERC will not generate an "unconnected pin" violation when pins of this type are left unconnected. Unconnected pins are not configurable in the ERC Pin Conflicts map.</p> <p>If a footprint has multiple pads corresponding to a single unconnected pin, the pads do not need to be connected to each other in the board.</p> <p>When multiple pins of type unconnected are stacked in a symbol, they are connected to separate nets, whereas stacked pins of other types are connected to the same net.</p> <p>Note that this pin type is different than placing a no connect flag on a pin in the schematic. The unconnected pin type indicates that the pin should never be connected in any schematic, while a no connect flag indicates that the pin is intentionally unconnected in the current schematic.</p>
-------------	--

将引脚属性推送到其他引脚


你可以通过右击一个引脚，并分别选择 **推送引脚长度**、**推送引脚名称大小** 或 **推送引脚编号大小**，将该引脚的长度、名称大小或数字大小应用于符号中的其他引脚。符号中的所有其他引脚将被更新。

为多个单元和备用主体样式定义引脚

Symbols with multiple units and/or graphical representations are particularly problematic when creating and editing pins. Most commonly, pins are specific to each symbol unit (because each unit has a different set of pins) and to each body style (because the form and position is different between the normal body style and the alternate form).

符号库编辑器允许同时创建引脚。默认情况下，对引脚所做的修改是针对一个多单元符号的所有单元，以及对具有替代符号主题样式的两种表示法。唯一的例外是引脚的图形类型和名称，它们在符号单元和主体样式之间保持无关联。建立这种依赖关系是为了在大多数情况下更容易创建和编辑引脚。这个依赖关系可以通过切换主工具栏上的  图标来禁用。这将允许你完全独立地为每个单元和代表创建引脚。

引脚可以是共用的，也可以是不同单元所特有的。引脚可以是两个符号主体样式共有的，也可以是每个符号主体特有的。当一个引脚对所有单元都通用时，它只需要绘制一次。引脚可以在引脚属性对话框中设置为通用或特定。


一个例子是 7400 四路双输入 NAND 门的输出引脚。由于有四个单元和两个符号表示，在符号定义中有八个独立的输出引脚。当创建一个新的 7400 符号时，常用主体样式的单元 A 将显示在库编辑器中。要编辑备用主体样式中的引脚，必须首先通过点击工具栏上的  按钮切换到备用样式。要编辑各个单元的引脚编号，请使用

Unit A


▼

下拉控件选择合适的单元。

引脚表

另一种编辑引脚的方法是使用引脚表，可以通过  图标访问。引脚表以表格的形式显示符号中的所有引脚及其属性，所以它对批量修改引脚很有用。

任何引脚属性都可以通过点击相应的单元格进行编辑。可以用  和  图标分别添加和删除引脚。

可以通过分组来同时编辑多个引脚的同一属性。引脚可以按名称自动分组，也可以通过选择几个引脚并点击 **选择的分组** 来手动分组。点击  按钮来清除手动分组。你也可以过滤表格，只显示某些单元的引脚。

NOTE

通过右键单击标题行并勾选或取消附加列，可以显示或隐藏引脚表的各列。有些列是默认隐藏的。

The screenshot below shows the pin table for a dual opamp.

Pin Table

Pin numbers: 1-8Pin count: 8Duplicate pins: none

Count	Number	Name	Electrical Type	Graphic Style	Orientation	X Position	Y Position	Visible	Unit
1	1	~	Output	Line	Left	300 mils	0 mils	<input checked="" type="checkbox"/>	A
1	2	-	Input	Line	Right	-300 mils	100 mils	<input checked="" type="checkbox"/>	A
1	3	+	Input	Line	Right	-300 mils	-100 mils	<input checked="" type="checkbox"/>	A
1	4	V-	Power input	Line	Up	-100 mils	300 mils	<input checked="" type="checkbox"/>	C
1	5	+	Input	Line	Right	-300 mils	-100 mils	<input checked="" type="checkbox"/>	B
1	6	-	Input	Line	Right	-300 mils	100 mils	<input checked="" type="checkbox"/>	B
1	7	~	Output	Line	Left	300 mils	0 mils	<input checked="" type="checkbox"/>	B
1	8	V+	Power input	Line	Down	-100 mils	-300 mils	<input checked="" type="checkbox"/>	C

☐ Group by name

Group Selected

☐ Filter by unit:


Cancel

OK

Alternate Pin Function Definitions

Symbol pins can have alternate pin functions defined for them. Alternate pin functions allow you to select a different name, electrical type, and graphical style for a pin when a symbol has been placed in the schematic. This can be used for pins that have multiple functions, such as microcontroller pins.

Alternate pin functions are added in the Pin Properties dialog as shown below. Each alternate definition contains a pin name, electrical type, and graphic style. This microcontroller pin has all of its peripheral functions defined in the symbol as alternate pin names.



The image shows the 'Pin Properties' dialog box in KiCad. It contains fields for Pin name (PB0), Pin number (18), Electrical type (Bidirectional), Graphic style (Line), X position (-600), Y position (-200), Orientation (Right), Pin length (100), Name text size (50), and Number text size (50). There are also checkboxes for 'Common to all units in symbol', 'Common to all body styles (De Morgan)', and 'Visible' (checked). A 'Preview' section shows a red '18' with a circle around it and a green 'PB0'. At the bottom, there is a table for 'Alternate pin function definitions' with columns for 'Alternate Pin Name', 'Electrical Type', and 'Graphic Style'. The table lists three entries: ADC_IN8, TIM1_CH2N, and TIM3_CH3, all with 'Bidirectional' electrical type and 'Line' graphic style. There are also buttons for '+', a trash icon, 'Cancel', and 'OK'.

Alternate Pin Name	Electrical Type	Graphic Style
ADC_IN8	↔ Bidirectional	└ Line
TIM1_CH2N	↔ Bidirectional	└ Line
TIM3_CH3	↔ Bidirectional	└ Line

Alternate pin functions are selected in the Schematic Editor once the symbol has been placed in the schematic. For information on using alternate pin functions in the schematic, see the [schematic editor symbol documentation](#).

创建电源符号

Power symbols are symbols that are used to label a wire as part of a global power net, like VCC or GND. The power symbol's Value field determines the net label. The behavior of power symbols is described in the [electrical connections section](#). Power symbols are handled and created the same way as normal symbols, but there are several additional considerations described below.


将电源符号放在一个专门的库中可能是有用的。KiCad 的符号库将电源符号放在 power 库中，用户可以创建库来存储自己的电源符号。如果在符号的属性中勾选了 **定义为电源符号** 框，该符号就会出现在原理图编辑器的 **添加电源符号** 对话框中，以便于访问。

Power symbols consist of a single pin of type Power Input. They must also have the **Define as power symbol** property checked.

NOTE

In previous versions of KiCad, a power symbol's pin needed to be both a power input pin and invisible, and the pin's name determined the name of the net that the power symbol connected with. Beginning in KiCad version 8, the pin in a power symbol does not need to be invisible, and the net is determined by the power symbol's **Value** field.

下面是一个 GND 电源符号的例子。



Pin Properties

Pin name:

Pin number:

Electrical type:

Graphic style:

X position: mils

Y position: mils

Orientation:

Pin length: mils

Name text size: mils

Number text size: mils

☐ Common to all units in symbol

☐ Common to all body styles (De Morgan)

☒ Visible

Preview:

> Alternate pin function definitions


Cancel OK


要创建一个电源符号，请使用以下步骤：

- Add a pin of type **Power input**. Make the pin number **1**, the length **0**, set the graphic style to **Line**, and make the pin **visible**. The pin number, name, length, and line style do not matter electrically.
- Place the pin on the symbol anchor. This is not required but makes it easier to place the power symbol in the schematic.
- 使用形状工具来绘制符号图形。
- Set the symbol value to the desired net name. The symbol value is electrically important: it determines the symbol's connected net name. This field can be changed later, after the symbol has been placed in the schematic, which will change which net the symbol connects to.
- Check the **Define as power symbol** box in Symbol Properties window. This makes the symbol appear in the **Add Power Symbol** dialog, prevents the symbol from being assigned a footprint, and excludes the symbol from the board, BOM, and netlists.
- Also deselect the **Show pin number** and **Show pin name** options in the Symbol Properties window. This is not necessary but improves the symbol's appearance.
- 设置符号的位号并取消勾选 **显示** 框。位号第一个字符应为 **#**，后续文本并不重要。对于上面所示的电源符号，位号可以是 **#GND**。位号以 **#** 开头的符号不会被添加到 PCB 上，不包括在物料清单的输出或网表中，也不会在封装分配工具中分配一个封装。如果一个电源符号的位号不是以 **\#** 开头，当运行批注或封装分配工具时，该符号会被自动插入到符号表中。

An easier method to [create a new power symbol is to use another symbol as a starting point](#).

检查符号

符号编辑器可以检查符号中的常见问题。使用顶部工具栏上的  按钮运行符号检查器。




符号检查器检查的是：

- Pins that are off-grid (pins are considered off grid if their position is not a multiple of the current symbol editor grid. It is strongly recommended to use a 50 mil grid for symbol pins)
- Pins that are duplicated
- Issues with graphical shapes, such as zero-sized shapes
- 非法的位号前缀：位号前缀不能用数字或？
- 设计不正确的《电源符号，电源符号》。电源符号应该有：
 - 单个引脚
 - 没有备用的主体样式
 - 单个引脚，其类型为电源输出（见《电源标记，电源标记》），或可见且类型为电源输入（见《电源符号，电源符号》）。
- 在非电源符号中，出现了《隐藏的电源输入引脚，隐藏的电源输入引脚》：这将产生隐形的连接，不推荐使用


NOTE

In previous versions of KiCad, [power symbols](#) required an invisible power input pin so that they would make a global connection. In KiCad 8, the power input pin does not need to be invisible. Therefore the symbol checker will report if invisible power input pins are detected.

浏览符号库










The Symbol Library Browser allows you to quickly examine the contents of symbol libraries. The Symbol Library Viewer can be accessed by clicking  icon on the main Symbol Editor toolbar or with **View** → **Symbol Library Browser**.

To examine the contents of a library, select a library from the list in the left hand panel. All symbols in the selected library will appear in the second panel. Select a symbol name to view the symbol.



双击符号名称或使用  按钮将符号添加到原理图中。

顶部的工具条包含以下命令：

	Select previous symbol in library.
	Select next symbol in library.
	Zoom tools.
	Toggle display of pin electrical types.
	Toggle display of pin numbers.
	Select standard or alternate De Morgan representation of symbol, if applicable.
	Select the unit of a multi-unit symbol.
	Open the symbol's datasheet, if it is defined.
	Insert current symbol into the schematic.

Schematic design blocks

Schematic design blocks allow you to save a portion of a schematic and reuse it later. You can reuse design blocks within the same schematic or in different schematics. Design blocks are saved and organized in design block libraries, much like symbols and footprints. When you use a design block, the saved schematic fragment is inserted into the current schematic, either in the current sheet or in a new subsheet.

To use schematic design blocks, first show the Design Blocks panel by clicking **View** → **Panels** → **Design Blocks**. This opens a docked panel on the right side of the schematic editor. To close the panel, use the same menu entry or right click in the panel and choose **Hide Library Tree**.

Design Blocks


Item	Description
> -- Recently Used --	
Amplifiers	Opamp circuits
inverting_amplifier	Inverting amplifier circuit made from a single opamp.
noninverting_amplifier	Noninverting amplifier circuit made from a single opamp.

inverting_amplifier
Inverting amplifier circuit made from a single opamp.
Keywords: inverting amplifier

☐ Place repeated copies
☒ Place as sheet
☐ Keep annotations

Using design blocks in a schematic


The Design Blocks panel contains a library tree that lists your design block libraries and the design blocks contained in each library. Each library can be expanded or collapsed to show or hide the design blocks in that library. There is a **Recently Used** pseudo-library at the top of the tree that contains any design blocks that you have recently placed. You can pin any libraries to the top of the list by right clicking the library and selecting **Pin Library**.

You can filter design blocks by their name, description, and keywords using the filter textbox at the top of the Design Blocks panel. By default, matches are sorted by best match, but you can change to sorting alphabetically using the  button.

When you select a design block in the library tree, the design block's name and metadata are displayed below the library tree along with a graphical preview of the design block. The metadata includes the block's description and keywords.

To add a design block to the schematic, double click it in the library tree or right click a design block and select **Place Design Block**.

If the **Place as sheet** checkbox is enabled, you will need to click twice in the editing canvas to place two corners of a [hierarchical sheet](#). The design block contents will be placed in the new sheet. If the **Place as sheet** checkbox is not enabled, clicking once in the canvas will place the contents of the design block directly into the current schematic.

If the **Place repeated copies** checkbox is enabled, KiCad will begin placing the design block again when you finish placing the previous block. To cancel placing the next block, press  or right click and select **Cancel**.


If the **Keep annotations** checkbox is enabled, KiCad will insert the design block without changing the symbol annotations as defined in the saved design block. If it is not enabled, KiCad will reset the symbol annotations while inserting the design block and reannotate all of the symbols in the block according to the current annotation settings.

Once placed in a schematic, the contents of a design block behave the same as any other schematic objects and can be edited, moved, deleted, etc. exactly as if they were added to the schematic normally.

Saving and managing design blocks


Design blocks are saved in design block libraries, so you need to add a library before you can save any design blocks. To create a new library, right click in the library tree and select **New Library....** At this point you must choose whether the new library should be added to the global design block library table or the project design block library table. Libraries in the global library table will be available to all projects, while libraries in the project library table will only be available in the current project.

NOTE	The global and project design block library tables are managed using Preferences → Manage Design Block Libraries.... This includes deleting and renaming design block libraries. The design block library tables behave in the same way as the symbol library tables. For more information about managing library tables, see the symbol library table documentation .
-------------	---



Following selection of the library table, you must choose a name and location for the new library. A new, empty library will be created at the specified location.

After creating the desired design block library, you can create new design blocks and save them in the library. Design blocks can be created either from the entire contents of a schematic sheet or from a selection of schematic objects. To create and save a new design block, select the desired source objects, either by opening the desired sheet or selecting the objects in the editing canvas. Then right click the design block library that will contain the block and select **Save Current Sheet as Design Block...** or **Save Selection as Design Block** as appropriate.



The image shows a 'Design Block Properties' dialog box with two main sections: 'General' and 'Default Fields'.

General Section:

- Name:** A text input field.
- Keywords:** A text input field.
- Description:** A large text area for a detailed description.

Default Fields Section:

Name	Value
Field1	Field1's value
Field2	Field2's value

Below the table are four icons: a plus sign (+), an up arrow (↑), a down arrow (↓), and a trash can icon.

At the bottom right are two buttons: 'Cancel' and 'OK'.

This brings up the Design Block Properties dialog, where you can edit the properties of the new design block.

- **Name:** this is the name of the new design block, which is shown in the library tree and the preview pane. It is also used when filtering design blocks with the filter textbox. When design blocks are added to a schematic as a sheet, this is the default name of the new sheet.
- **Keywords:** these are space-separated keywords describing the design block. They are displayed in the design block preview pane and used when filtering design blocks with the filter textbox.
- **Description:** this is a description of the design block, which is shown in the library tree and the preview pane. It is also used when filtering design blocks with the filter textbox.
- **Default Fields:** these are key/value pairs which are included as [hierarchical sheet fields](#) when the design block is placed as a sheet. Fields are ignored when the design block is not placed as a sheet.

You can edit a design block's properties after creating it by right clicking the design block in the design block library tree and selecting **Properties....**

仿真器

KiCad provides an embedded electrical circuit simulator using [ngspice](#) as the simulation engine. ngspice is a SPICE simulator derived from the original widely used Berkeley SPICE program. KiCad's simulator can also run simulations using IBIS models of device pins.

The process of creating and running a simulation in KiCad has two main parts:

1. Drawing a simulation schematic in KiCad's Schematic Editor. Schematics for simulations are similar to normal schematics (and can even be identical), but they typically include simulation-specific devices, such as sources, and may exclude devices that are irrelevant for simulation, such as connectors. Creating a schematic simulation requires ensuring all symbols in the schematic have appropriate models assigned. Finding or creating simulation models, and then validating them, can be a significant portion of the process. KiCad includes some simple simulation models for basic devices such as sources, passive devices, and generic semiconductor devices, but beyond those you will need to find or create your own models.
2. Running the simulation using the simulator tool. This includes choosing the type of analysis (transient, AC, etc.) and configuring its options. Multiple different analyses can be performed. The simulator provides a plot window to view and analyze simulation results.

When drawing schematics for simulation, the `Simulation_SPICE` symbol library, installed with KiCad by default, may be useful. It contains common elements used for simulation such as voltage and current sources, generic semiconductor symbols, and other simulation-specific devices. The symbols in this library are described in detail [below](#).

While these elements enable a great variety of simulation work, users familiar with SPICE in other environments will be used to incorporating models of commercially-available semiconductors, integrated circuits, and other devices as more complex SPICE models. Indeed, semiconductor manufacturers often freely supply these to help users simulate and develop circuits using their parts. Note that while KiCad does not include any commercial SPICE models in its distribution, you are free to use any models you may have, or have used with other circuit simulators, in KiCad's simulator.

In general, if a model works with other SPICE simulators, it should work with the KiCad simulator, although some SPICE simulators implement extensions that are unsupported by ngspice. ngspice offers several compatibility modes to improve compatibility with other simulators.

Finally, to quickly showcase the capabilities of the KiCad simulator, some demonstration projects are included in the KiCad distribution. They can be found in the `demos/simulation` directory.


分配模型

您需要先将仿真模型分配给符号，然后才能仿真您的电路。

每个符号只能分配一个模型, 即使该符号包含多个单元也是如此。对于具有多个单元的符号, 您应该将模型分配给第一个单元。

SPICE 模型信息以文本形式存储在符号字段中。因此, 您可以在符号编辑器或原理图编辑器中定义它。要将仿真模型分配给符号, 请打开符号属性对话框并单击 **仿真模型...** 按钮, 这将打开仿真模型编辑器对话框。

You can exclude a symbol from simulation entirely by checking the **exclude from simulation** checkbox in the Symbol Properties dialog. Symbols with this attribute set are drawn with a grey outline and a small simulation icon next to them, as shown below.



推断模型

电阻、电感和电容的模型是可以推断，这意味着 KiCad 将检测到它们是无源的并自动分配适当的仿真模型。因此它们不需要任何特殊设置；用户只需要设置符号的 **值** 字段即可。

KiCad 根据以下标准推断符号的仿真模型：

- 该符号恰好有两个引脚,
- 位号以 **R**, **L** 或 **C** 开头。

Inferred models are ideal models. If the simulation requires a non-ideal model, for example an inductor with parasitic capacitance included, you must explicitly assign a model that includes it.

内置模型

KiCad offers several standard simulation models. They do not require an external model file, and their parameters can be edited in KiCad's Simulation Model Editor GUI. The following devices are available:

- Resistors (including potentiometers)
- Capacitors
- Inductors
- 传输线
- 开关
- 电压源和电流源
- 二极管
- Transistors (BJTs, MOSFETs, MESFETs, and JFETs)
- XSPICE code models
- 原始SPICE元素

To add a built-in model to a symbol, open the Simulation Model Editor dialog (**Symbol Properties** → **Simulation Model...**) and select **Built-in SPICE model**. You can then select the kind of device from the **device** dropdown and the device subtype from the **device type** dropdown.

Refer to the [ngspice documentation](#) for more details about these models and their parameters.

原理图编辑选项

显示 编辑 控制 颜色 字段名称模板

测量单位(M): mm

重复项目的水平间距(H): 0 mils

重复项目的垂直间距(V): 100 mils

重复标签的增量(I): 1

默认文本尺寸(A): 50 mils

自动保存间隔时间(A): 10 分钟

☒ 自动放置符号字段(U)

☒ 允许字段自动对齐放置(L)

☐ 自动放置字段对齐到50mil网格(W)

确定 取消

Device sets the type of device to simulate: a resistor, BJT, voltage source, etc. This value is stored in the symbol's `Sim.Device` field.

Device type selects the type of model to use for the device. Most devices have several types of models to choose from. Models may vary in their degree of accuracy, which characteristics they are optimized for, what parameters they have available, and how many pins they have. For example, the **ideal** resistor type models a simple resistor with two terminals and a single `resistance` parameter, while the **potentiometer** resistor type models an adjustable resistor with three terminals and an additional parameter for wiper position. Some devices have an especially large number of types to choose from: N-channel MOSFETs, for example, have 17 available types, each of which uses a different mathematical model to simulate the transistor behavior. One model may be more or less appropriate than another for simulating a specific device or circuit or for performing a particular analysis. Refer to the [ngspice documentation](#) for detailed information about models and their parameters. The **device type** value is stored in the symbol's `Sim.Type` field.

参数 选项卡显示元件的参数并允许您编辑它们。例如，电阻器的电阻、电压源的波形、MOSFET 的宽度和长度等。任何与模型默认值不同的参数都存储在符号的 `Sim.Params` 字段中。

编码 选项卡显示生成的 SPICE 模型，因为它将被写入 SPICE 网表以进行仿真。

在值字段中的保存参数 '`<parameter name>`' 复选框使用符号的 `值` 字段而不是 `Sim.Params` 字段来存储参数。这可以更轻松地原理图编辑简单模型，而无需打开仿真模型编辑器。此选项仅适用于理想的无源模型（R、L、C）和

直流电源。如果符号中存在 `Sim.Params` 字段，它将优先于 `值` 字段。

External models

KiCad can also load SPICE models from external files. This is typically how you will add a SPICE model of a specific commercially-available part (for example, a 555 timer or a TL071 operational amplifier) to your simulation. Models such as these are readily available from numerous sources, including manufacturers' web sites. These models must be in a standard SPICE format and must not be encrypted.

An external model can be one of the following types:

- A device model (`.model`). This is an intrinsic device (a passive, diode, transistor, etc.) with a set of parameter values defining its behavior. The parameters for a device model are editable in the Simulation Model Editor GUI.
- A subcircuit model (`.subckt`). This is a model that uses a collection of other ngspice circuit elements to define its behavior. If a subcircuit model contains parameters (in a `params:` sequence in its definition), the parameters are editable in the Simulation Model Editor GUI.

要从外部文件加载模型，请打开仿真模型编辑器对话框（**符号属性** → **仿真模型...**）并从文件中选择 **SPICE 模型**。

Simulation Model Editor

Model Pin Assignments

☒ SPICE model from file (*.lib, *.sub or *.lbs)

File: 1N4148.lib

Model: Search

D1N4148

☐ Built-in SPICE model

Device:

Parameters Code

Parameter	Value	Unit	Def...	Type
Instance temperature (temp)		°C		Float
▼ Geometry				
Multiplier (m)			0.5	Float
Area factor (area)			1	Float
Perimeter factor (pj)			0	Float
Diode width (w)		m		Float
Diode length (l)		m		Float

☐ Save primary parameter in Value field

Cancel OK

File is the path to the model file to use. Unencrypted model files are plain, human-readable text files and often have extensions such as `.lib`, `.sub` etc., although KiCad will accept a valid model with any extension.

The path to the file can be absolute, or relative to the project folder. The path can also be relative to the value of `SPICE_LIB_DIR` if you have [defined that path variable](#). If you enable the **Embed File** checkbox in the file browser, the library file will be [embedded](#) in the schematic (or symbol library). This makes the schematic (or schematic) more portable as it doesn't rely on an external library file. The library filename is saved in the symbol's `Sim.Library` field.

Model is the name of the desired model in the model file. A model file may contain multiple models, and if so they will all be shown in the list. You can filter the list of models using the search box. The selected model is listed in the symbol's `Sim.Name` field.

Parameters can be overridden (or additional parameters specified) using the **Parameters** tab. For device models, all parameters for that type of device are editable. For subcircuit models, any parameters included in the subcircuit definition are editable. Any parameters that are overridden in the **Parameters** tab are stored in the symbol's `Sim.Params` field.

The **Code** tab displays the generated SPICE model as it will be written to the SPICE netlist for simulation.

NOTE

KiCad is not distributed with SPICE models for specific commercial devices. These models are usually available from device manufacturers or other internet sources.

IBIS models

IBIS (I/O 缓冲区信息规范) 文件是 SPICE 模型的替代品，用于对数字部件上的输入/输出缓冲区的行为进行建模。为了加载 IBIS 文件，用户应遵循 SPICE 库模型的相关流程，并提供一个 `.ibs` 文件。

The image shows a 'Simulation Model Editor' window with two tabs: 'Model' and 'Pin Assignments'. The 'Model' tab is active, showing options for selecting a SPICE model from a file or a built-in model. The 'Pin Assignments' tab is also visible, showing a table of parameters for the selected model.

Model Tab:

- ☒ SPICE model from file (*.lib, *.sub or *.ibs)
 - File:
 - Component:
 - Pin:
 - Model:
- ☐ Built-in SPICE model
 - Device:
 - Type:

Pin Assignments Tab:

Parameters Code

Parameter	Value	Unit	Def...	Type
Power supply (vcc)	typ		typ	String
Parasitic pin resistance (rpin)	typ		typ	String
Parasitic pin inductance (lpin)	typ		typ	String
Parasitic pin capacitance (cpin)	typ		typ	String
Waveform				
ON time (ton)	100n	s		Float
OFF time (toff)	100n	s		Float
Delay (td)	0	s	0	Float
Number of cycles (n)	50		1	Int

☐ Save primary parameter in Value field

Buttons: Cancel, OK

File is the path to the model file to use. The path can be absolute or relative to the project folder. The path can also be relative to the value of `SPICE_LIB_DIR` if you have [defined that path variable](#). The library filename is saved in the symbol's `Sim.Library` field. If an IBIS model file is loaded, the remaining fields in the dialog will relate to the IBIS model.

Component selects which component from the IBIS file to use, as IBIS files can contain multiple components. The component name is saved in the symbol's `Sim.Name` field.

Pin selects which pin in the IBIS model to simulate. The selected pin must be mapped to a symbol pin in the **Pin Assignments** tab. The chosen pin's number is saved in the symbol's `Sim.Ibis.Pin` field.

Model is the list of models available for the selected pin, for example an input or an output. The chosen model name is saved in the symbol's `Sim.Ibis.Model` field.

Type selects what the pin should do in the simulation. A pin can be a passive **device** that doesn't drive any value; it can be a **DC driver** that drives high, low, or high-impedance; or it can be a **rectangular wave** or **PRBS driver**. This value is stored in the symbol's `Sim.Type` field.

参数 选项卡可让您查看和编辑模型的参数。对于每个参数，您可以在 IBIS 文件中定义的最小值、典型值或最大值之间切换。您还可以根据引脚选择的**类型**来选择驱动波形的参数。任何不同于默认值的参数都存储在符号的 `Sim.Params` 字段中。

NOTE	KiCad 不附带符号的 IBIS 模型。IBIS 模型通常可从设备制造商处获得。
-------------	---


NOTE	KiCad 的 <code>Simulation_SPICE</code> 符号库提供了几个可能对 IBIS 仿真有用的符号。 <code>IBIS_DEVICE</code> 可用于元件（输入）引脚，而 <code>IBIS_DRIVER</code> 可用于仿真驱动器引脚。每个差分引脚也有类似符号。
-------------	--

引脚分配

Simulation models may have their pins numbered differently than the corresponding symbol. For example, SPICE models for diodes usually consider pin 1 to be the anode, while schematic symbols are usually drawn with pin 1 as the cathode. Operational amplifier models are also very likely to have model pin assignments that do not match package or schematic pin numbers.

您可以使用仿真模型编辑器的 **引脚分配** 选项卡将符号的引脚映射到仿真模型引脚。

NOTE	Always make sure symbol pins are correctly mapped to simulation model pins. Mistakes here can lead to erroneous or confusing simulation results, or a failure to simulate at all.
-------------	---



The left column displays the name and number of each symbol pin, i.e. the pin numbers and names that appear on the schematic part in KiCad. The right column displays the corresponding pin as defined in the model file in use. For each symbol pin, you can select the corresponding pin from the simulation model in the dropdown in the right column. In the cases where a schematic part has pins that are not in the model, as in the case of an operational amplifier with 'nulling' pins that are not modeled, the schematic part pin may be assigned to the 'Not Connected' option in the Pin Assignments dropdown. Unlike other pin assignments, 'Not Connected' may be assigned to multiple pins if necessary.

When you use a subcircuit model, the dialog displays the model's code under the pin assignments for use as a reference while assigning pins. A well-written model will often include a helpful reference section (as a set of comments) to inform the user how the model pins are mapped.

值的表示

The simulator supports several notations for writing numerical values in simulation model parameters, simulation analysis setup options, and SPICE directives:

- 简单表示法：10100, 0.003,
- 科学表示法: 1.01e4, 3e-3,
- 前缀表示法: 10.1k, 3m.
- RKM 表示法: 4k7, 10R.

You can mix prefix and scientific notations. As such, 3e-4k is a valid input and is equivalent to 0.3. The list of valid prefixes is shown below. They are case sensitive.

Prefix	Name	Multiplier
a	atto	10^{-18}
f	femto	10^{-15}
p	pico	10^{-12}
n	nano	10^{-9}
u	micro	10^{-6}
m	milli	10^{-3}
k	kilo	10^3
M	mega	10^6
G	giga	10^9
T	tera	10^{12}
P	peta	10^{15}
E	exa	10^{15}

NOTE

Raw SPICE Element models and directives are passed to ngspice directly, without KiCad reformatting the values for ngspice to consume. ngspice uses a different, case-insensitive notation: 1 mega (10^6) is denoted there as 1Meg, while 1M is 1 milli (10^{-3}). Depending on the compatibility mode selected, ngspice may not support the same value notations as KiCad, so care should be taken when using raw SPICE elements and simulation directives.

SPICE 标识符

可以在原理图图纸的文本字段中放置 SPICE 标识符。这种方法便于定义默认模拟类型。文本字段中支持的标识符列表是：

- 以点开头的标识符（例如 `.tran 10n 1m`）
- 电感耦合系数（例如 `K1 L1 L2 0.89`）

无法使用文本字段放置其他元件。









如果原理图文本中包含仿真命令，则当您打开仿真器时，仿真器将使用它作为仿真命令。但是，您可以在“仿真命令”对话框中覆盖它。

有关 SPICE 标识符的更多详细信息，请参阅 [ngspice 文档](#)。

运行仿真


Circuits for simulation are drawn in the Schematic Editor, but simulations are run in the Simulator window.

After creating a schematic for simulation, the following steps are needed to run a simulation:

1. Open the Simulator window by clicking **Inspect** → **Simulator** in the Schematic Editor or using the  button in the top toolbar.
2. Create at least one analysis by clicking **Simulation** → **New Analysis Tab...** ( + ) or using the  button. This lets you choose a type of simulation and configure its options. These options are explained [below](#). Each analysis has its own tab, and multiple analyses can be created. The options for an analysis can be adjusted after it is created with **Simulation** → **Edit Analysis Tab...** or by clicking on the  button.
3. Run the simulation by clicking **Simulation** → **Run Simulation** () or by clicking the  button. This only runs the simulation in the active analysis tab. You can stop a running simulation at its current point by clicking the  button.
4. Examine the [simulation results](#). Most analyses result in plots; for these you will need to select the signals to be plotted. Other analyses print their results in the output log window.

NOTE | Once a simulation has been set up, the configuration can be saved in a [workbook](#).

Simulator window



The simulator window is divided into several sections:

- 窗口顶部有一个工具栏，其中包含常用操作的按钮。
- The main part of the window graphically shows the simulation results. The simulation needs to run and signals need to be selected from the list of available signals or probed before they are displayed in the plot.
- Below the plot panel, the output log window shows logs from the ngspice simulation engine. Some types of analyses print their results here.
- The right side of the window displays a list of signals, a list of active cursors, measurements, and a tuning tool for adjusting component values based on simulation results.

Simulation types

Each simulation is a specific type of analysis. The following analysis types are available:

- **OP** — DC Operating Point
- **DC** — DC Sweep Analysis
- **AC** — AC Small-signal Analysis
- **TRAN** — Transient Analysis
- **PZ** — Pole-zero Analysis
- **NOISE** — Noise Analysis
- **SP** — S-parameter Analysis

Each analysis type and its options are explained below. You can configure an analysis when you create it (⚙️ button) or by editing an existing analysis (⚙️ button). These analysis types are explained in more detail in the [ngspice documentation](#).

NOTE

Another way to configure a simulation is to type [SPICE directives](#) into text fields on schematics. Any text field directives related to a simulation command are overridden by the settings selected in the dialog. This means that once a simulation has run, the dialog overrides the schematic directives until the simulator is reopened.

Operating point analysis (OP)

The screenshot shows a dialog box titled "New Simulation Tab". At the top, there is a toolbar with a waveform icon and a pencil icon. Below the title bar, the "Analysis type:" dropdown menu is set to "OP — DC Operating Point". There are two tabs: "SPICE Command" (which is active) and "Plot Setup". The "SPICE Command" tab contains a large, empty text area for entering simulation commands. Below this text area, there are five checked checkboxes: "Add full path for .include library directives", "Save all voltages", "Save all currents", "Save all power dissipations", and "Save all digital event data". At the bottom of the dialog, there is a "Compatibility mode:" dropdown menu set to "PSpice and LTSpice". Finally, there are "Cancel" and "OK" buttons at the bottom right.

Calculates the DC operating point of the circuit. This analysis has no options.

Operating point analyses do not have any plotted results. Results are printed in the output log window. You can also display the node voltages and device currents calculated by this analysis as [annotations](#) in the

schematic.

DC sweep analysis (DC)

The screenshot shows the 'New Simulation Tab' dialog box with the 'Analysis type' set to 'DC — DC Sweep Analysis'. The 'Plot Setup' tab is active, showing settings for two sources. 'Source 1' is selected with a 'V' sweep type. 'Source 2' is unselected. Both sources have empty fields for 'Starting value', 'Final value', and 'Increment step', each followed by a 'V' unit. A 'Swap sources' button is present. Below are five checked checkboxes: 'Add full path for .include library directives', 'Save all voltages', 'Save all currents', 'Save all power dissipations', and 'Save all digital event data'. The 'Compatibility mode' is set to 'PSpice and LTSpice'. 'Cancel' and 'OK' buttons are at the bottom right.

Analysis type: DC — DC Sweep Analysis

SPICE Command Plot Setup

Source 1 ☐ Source 2

Sweep type: V V

Source: Source:

Starting value: V V

Final value: V V

Increment step: V V

Swap sources

☒ Add full path for .include library directives

☒ Save all voltages

☒ Save all currents

☒ Save all power dissipations

☒ Save all digital event data

Compatibility mode: PSpice and LTSpice

Cancel OK

Calculates the DC behavior of the circuit while sweeping one or two parameters. The following parameters can be swept:

- value of an independent voltage source
- value of an independent current source
- value of a resistor
- simulation temperature

DC analyses have the following options, which are listed here with the corresponding ngspice parameter name:

-

Sweep type: the type of variable to sweep. This can be a voltage source, a current source, a resistor, or the simulation temperature.

- **Source:** the particular voltage source, current source, or resistor to sweep (`srcnam`). The list is populated with each item in the schematic of the relevant type. It is disabled for temperature sweeps.
- **Starting value:** the starting value for the sweep (`vstart`).
- **Final value:** the ending value for the sweep (`vstop`).
- **Increment step:** the amount to increase the value at each step of the sweep (`vincr`). Smaller increments result in more output points.

If **Source 2** is enabled, the same options are available to simultaneously sweep a second source. When sweeping two sources, Source 1 is swept over its entire range for each value of Source 2. In other words, each value for Source 2 results in a separate curve, and each curve shows a full sweep of Source 1 with Source 2 held constant at a particular value.

Clicking the **Swap sources** buttons swaps Source 1 with Source 2.

输出显示为绘图。

AC small-signal analysis (AC)

The screenshot shows a software window titled "New Simulation Tab" with standard window controls (minimize, maximize, close) in the top right. Inside the window, the "Analysis type:" dropdown menu is set to "AC — Small-Signal Analysis". Below this, there are two tabs: "SPICE Command" and "Plot Setup", with "Plot Setup" being the active tab. The "Plot Setup" tab contains several input fields and checkboxes. The "Number of points per decade:" field is empty. The "Start frequency:" field is empty, followed by a "Hz" unit label. The "Stop frequency:" field is empty, followed by a "Hz" unit label. Below these fields are five checkboxes, all of which are checked: "Add full path for .include library directives", "Save all voltages", "Save all currents", "Save all power dissipations", and "Save all digital event data". At the bottom of the tab, the "Compatibility mode:" dropdown menu is set to "PSpice and LTSpice". At the bottom right of the window, there are two buttons: "Cancel" and "OK".

Calculates the small-signal AC behavior of the circuit in response to a stimulus. Performs a decade sweep of stimulus frequency.

To run an AC analysis you must choose a number of points to measure per decade and the start and end frequencies for the decade sweep.

AC analyses have the following options, which are listed here with the corresponding ngspice parameter name:

- **Number of points per decade:** the number of points to calculate per decade (`nd`).
- **Start frequency:** the lower bound of the frequency range to analyze (`fstart`).
- **Stop frequency:** the upper bound of the frequency range to analyze (`fstop`).

The output is displayed as a Bode plot (output magnitude and phase vs. frequency).

Transient analysis (TRAN)

New Simulation Tab

Analysis type: TRAN — Transient Analysis

SPICE Command **Plot Setup**

Time step: seconds

Final time: seconds

Initial time: seconds (optional; default 0)

Max time step: seconds (optional; default min{tstep, (tstop-tstart)/50})

☐ Use initial conditions

☒ Add full path for .include library directives

☒ Save all voltages

☒ Save all currents

☒ Save all power dissipations

☒ Save all digital event data

Compatibility mode: PSpice and LTSpice

Cancel OK

计算电路的时变行为。

Transient analyses have the following options, which are listed here with the corresponding ngspice parameter name:

- **Time step:** a suggested time step (`tstep`).
- **Final time:** the time at which the simulation will end (`tstop`).
- **Initial time:** the time at which the simulation will start (`tstart`). If not specified, this defaults to 0.
- **Max time step:** the maximum time step (`tmax`). If not specified, this defaults to the suggested time step or the total simulation duration divided by 50, whichever is smaller.
- **Use initial conditions:** if enabled, the simulator will not calculate the quiescent operating point before starting the transient simulation. Instead, the simulation will use the initial conditions specified in a `.ic`

directive and element IC parameters. This corresponds to ngspice's `uic` option.

输出显示为绘图。

Pole-zero analysis (PZ)

New Simulation Tab

Analysis type: PZ — Pole-Zero Analysis

SPICE Command Plot Setup

Transfer function: (output voltage) / (input voltage)

Input: Ref:

Output: Ref:

Find: Poles and Zeros

☒ Add full path for .include library directives

☒ Save all voltages

☒ Save all currents

☒ Save all power dissipations

☒ Save all digital event data

Compatibility mode: PSpice and LTSpice

Cancel OK

Calculates the poles and zeroes of the small-signal (AC) transfer function of the circuit.

Pole-zero analyses have the following options, which are listed here with the corresponding ngspice parameter name:

- **Transfer function:** selects between calculating the transfer function as output voltage divided by input voltage or output voltage divided by input current. These correspond to ngspice's `vol` and `cur` options, respectively.
- **Input:** the input node (`node1`) and the reference node for the input (`node2`).
- **Output:** the output node (`node3`) and the reference node for the output (`node4`).

Find: selects between calculating poles and zeroes, only poles, or only zeroes. These correspond to ngspice's `pz`, `pol`, and `zer` options, respectively.

Operating point analyses do not have any plotted results. Results are printed in the output log window.

Noise analysis (NOISE)

The screenshot shows a 'New Simulation Tab' window with the 'Analysis type' set to 'NOISE — Noise Analysis'. The 'Plot Setup' tab is active, showing fields for 'Measured node', 'Reference node' (optional; default GND), and 'Noise source'. Below these are frequency range settings: 'Number of points per decade', 'Start frequency' (Hz), and 'Stop frequency' (Hz). A list of checkboxes includes 'Save contributions from all noise generators', 'Add full path for .include library directives', 'Save all voltages', 'Save all currents', 'Save all power dissipations', and 'Save all digital event data'. The 'Compatibility mode' is set to 'PSpice and LTSpice'. 'Cancel' and 'OK' buttons are at the bottom right.

Calculates the noise generated by the devices in the circuit, both as output noise and input-referred noise. The noise spectrum ($V/\sqrt{\text{Hz}}$ or $A/\sqrt{\text{Hz}}$) of the circuit can be plotted, and the total noise over the specified frequency range is reported. Optionally, the noise contributions of each device are reported individually.

Noise analyses have the following options, which are listed here with the corresponding ngspice parameter name:

- **Measured node:** the node at which output noise is measured (`output`).
- **Reference node:** the reference node for measuring the output noise (`ref`). The output noise is calculated as the noise at the measured node minus the noise at the reference node. If it is not specified,

the default is the ground node.

- **Noise source:** a source that is considered the circuit's input for the purposes of calculating input-referred noise (`src`). The source must specify an AC magnitude, i.e. the source must have an `ac` parameter.
- **Number of points per decade:** the number of points to calculate per decade (`pts`).
- **Start frequency:** the lower bound of the frequency range to analyze (`fstart`).
- **Stop frequency:** the upper bound of the frequency range to analyze (`fstop`).
- **Save contributions from all noise generators:** if enabled, noise magnitudes of individual noise generators are saved and reported. If disabled, only the overall output and input-referred noise over the specified frequency range are reported.

The output and input-referred noise spectra can be plotted. Total noise values for the specified frequency range are printed in the output log window.

S-parameter analysis (SP)

The screenshot shows a software window titled "New Simulation Tab" with a standard icon and window controls. Inside, the "Analysis type:" dropdown is set to "SP — S-Parameter Analysis". Below this are two tabs: "SPICE Command" and "Plot Setup", with "Plot Setup" being the active tab. The "Plot Setup" tab contains several input fields: "Number of points per decade:" with an empty text box; "Start frequency:" with an empty text box followed by "Hz"; and "Stop frequency:" with an empty text box followed by "Hz". There is an unchecked checkbox labeled "Compute noise current correlation matrix". Below these are five checked checkboxes: "Add full path for .include library directives", "Save all voltages", "Save all currents", "Save all power dissipations", and "Save all digital event data". At the bottom left, the "Compatibility mode:" dropdown is set to "PSpice and LTSpice". At the bottom right are "Cancel" and "OK" buttons.

Analysis type: SP — S-Parameter Analysis

SPICE Command Plot Setup

Number of points per decade:

Start frequency: Hz

Stop frequency: Hz

☐ Compute noise current correlation matrix

☒ Add full path for .include library directives

☒ Save all voltages

☒ Save all currents

☒ Save all power dissipations

☒ Save all digital event data

Compatibility mode: PSpice and LTSpice

Cancel OK


Calculates the scattering parameters, admittance matrix, and impedance matrix for the circuit. Optionally calculates the noise current correlation matrix. Note that this analysis requires at least two voltage sources configured as RF ports as described in the ngspice manual.

S-parameter analyses have the following options, which are listed here with the corresponding ngspice parameter name:

- **Number of points per decade:** the number of points to calculate per decade (`nd`).
- **Start frequency:** the lower bound of the frequency range to analyze (`fstart`).
- **Stop frequency:** the upper bound of the frequency range to analyze (`fstop`).
- **Compute noise current correlation matrix:** if enabled, the noise current correlation matrix is also calculated. This corresponds to ngspice's `donoise` option.

输出显示为绘图。

Frequency content analysis (FFT)



Calculates an FFT based on an existing analysis tab. Any of the signals from an existing analysis can be used as inputs to the FFT. The signals are windowed using a Hanning window.

FFT analyses have the following options, which are listed here with the corresponding ngspice parameter name:

- **Input signals:** the signal(s) to perform an FFT on. An FFT is independently applied to each selected signal.
- **Linearize inputs before performing FFT:** When enabled, the input vector is converted to have equidistant time points prior to performing the FFT. Corresponds to ngspice's `linearize` command.

输出显示为绘图。

额外的仿真设置

There are several simulation options that apply to all types of simulations. These are located at the bottom of the dialog.

- **Add full path for .include library directives:** if enabled, relative paths to SPICE models will be converted to absolute paths in the SPICE netlist.
- **Save all voltages:** if enabled, the simulator will save voltages for each node in the simulation results so that they can be plotted. This corresponds to ngspice's `.save all` command in the SPICE netlist. If disabled, voltages will not be saved in the results, and therefore cannot be plotted, unless a SPICE directive is used to manually probe a node voltage.
- **Save all currents:** if enabled, the simulator will save currents through each device pin in the simulation results so that they can be plotted. This corresponds to ngspice's `.probe all i` command in the SPICE netlist. If disabled, currents will not be saved in the results, and therefore cannot be plotted, unless a SPICE directive is used to manually probe a current.
- **Save all power dissipations:** if enabled, the simulator will save power dissipations for each device in the simulation results so that they can be plotted. This corresponds to ngspice's `.probe P(<device>)` command in the SPICE netlist for each device in the schematic. If disabled, power dissipations will not be saved in the results, and therefore cannot be plotted, unless a SPICE directive is used to manually probe a power dissipation.
- **Save all digital event data:** if enabled, the simulator will save digital event data for digital (event-driven) simulation models. This corresponds to ngspice's `.esave all` command. If disabled, digital event data will be discarded.
- **兼容模式**下拉列表选择仿真器用于加载模型的兼容模式。 **用户配置** 选项是指用户的 `.spiceinit` ngspice 配置文件。兼容模式在 [ngspice 文档](#) 中进行了描述。

Viewing simulation results

Each analysis has its own tab, containing its own separate plot, signal list, and output log window. Only the active tab is updated when a simulation is run. In this way it is possible to compare simulation results between different runs.

Simulation results from most analysis types are visualized as [plots](#). However, DC Operating Point (OP) and Pole-zero (PZ) analyses do not generate plots. Instead, they [print their results](#) in the output log at the

bottom of the simulator window. OP analysis results can additionally be displayed as [annotations](#) on the schematic canvas.

Plotted results

Most types of analyses display their results in a plot. The type of plot depends on the analysis: transient simulations display signal values over time, for example, while AC simulations display results in a Bode plot.


You can zoom and move a plot using the following gestures:

- Scroll mouse wheel to zoom in/out. `Shift`, `Ctrl`, and `Alt` can modify the scroll action depending on the configuration in the Simulator panel in the Schematic Editor Preferences.
- Right click to open a context menu to adjust the view.
- Draw a selection rectangle to zoom in the selected area.
- Drag a cursor marker to move the cursor.

The list of signals that can be plotted in the active plot is shown in the Signals pane on the right side of the simulator window. The following types of signals can be plotted:

- Node voltages: the voltage of each net in the schematic, displayed as `V(<net>)`.
- Device node currents: the current for each device in the schematic, displayed as `I(<device>)` or `I(<device:terminal>)`. For two-terminal devices, the device's current is listed as a single signal corresponding to the current into the device's pin 1. For devices with more than two terminals, the current into each terminal is a separate signal.
- Device power dissipations: the power dissipated by each component, displayed as `P(<device>)`.
- **User-defined signals**: custom signals defined as an expression based on other signals. User-defined signals can be arbitrary mathematical expressions. One common use for user-defined signals is to plot a voltage differential, i.e. the voltage between two points.

To plot a signal, check the box in the plot column next to the signal of interest. To remove a signal from the plot, clear its checkbox.

You can also interactively select signals to plot by using the Probe Schematic tool. To activate the tool, use **Simulation** → **Probe Schematic...** (`P`) or click the  button. When activated, the tool lets you click elements in the schematic to plot the corresponding signal. Different types of signals are probed depending on what you click:

- Clicking on a wire plots the voltage of that net. When you hover over a wire, the net is highlighted to indicate that its voltage can be probed.
- Clicking on a symbol pin plots the current going into that pin. When you hover over a pin, the cursor changes to a current clamp to indicate that clicking will probe the current.

NOTE

KiCad does not support ngspice's `.plot` directive. This directive has no effect when a simulation is run using KiCad.

Plot settings and appearance

Colors of individual signals may be set by clicking the color field associated with each signal in the Signals grid. You may choose from a predefined palette (**Defined Colors**), or select a custom color (**Color Picker**). You can toggle the color of the plot background from black to white with **View** → **Dark Mode Plots** (this affects all analysis tabs, not just the active tab).

Many plot settings can be configured in the **Plot Setup** tab of the Analysis Setup window (⚙️ button).

AC — Small-Signal Analysis

SPICE Command Plot Setup

☐ Fixed Gain (dB) scale
Min: 0 Max: 0 dB

☐ Fixed Phase (°) scale
Min: 0 Max: 0 °

☒ Show grid

☐ Show legend

☐ Dotted current/phase

Margins:

Left: 70 Top: 30 Right: 70
Bottom: 45

Cancel OK

- **Fixed scale:** when enabled, this fixes the vertical and/or horizontal plot scales to the specified ranges. Manually zooming will not affect an axis if its scale is fixed.
- **Show grid:** when enabled, a grid will be shown behind the plotted signals. You can also turn the grid on or off with **View** → **Show Grid**.
- **Show legend:** when enabled, a legend will be shown on the plot for the enabled signals. You can reposition the legend by dragging it.

Dotted current/phase: when enabled, plotted signals representing current (transient simulations) or phase (AC simulations) are displayed using dotted lines instead of solid lines. You can also enable this setting with **View → Dotted Current/Phase**.

- **Margins:** this controls the padding on each side of the plot.

Cursors

For precise measurement, cursors are available in the plot window. You can add a cursor to a signal by checking the **Cursor 1** or **Cursor 2** checkbox for the signal in the signal grid on the right.

Once cursors have been added, the horizontal position of each cursor is shown by a number in a triangular marker at the top of the plot display. You can reposition each cursor by clicking and dragging its marker. The vertical position of each cursor tracks its assigned signal. The horizontal and vertical value for each cursor are shown in the cursor grid on the right of the simulator window. If cursors 1 and 2 are both enabled, the difference between them is also shown.

To precisely position a cursor, you can directly edit its horizontal position in the cursors grid. You can also modify the display format (unit range and number of significant digits) by right clicking a value in the cursors grid and clicking **Format** for the relevant quantity.

Measurements

You can add automatically calculated measurements for any plotted signal, such as a minimum, average, or peak-to-peak measurement.

NOTE	Measurements are made over all the data resulting from the simulation, not just the data that is visible in the plot window at the current zoom setting.
NOTE	It is not necessary to have selected a signal for plotting (by selecting its Plot checkbox) in order to make a measurement on it. Even unplotted signals can be measured.

To add a predefined measurement to a signal, right click on a signal in the signals grid and select a measurement. The following measurements are available:

- **Measure Min:** measures the minimum value of the entire signal
- **Measure Max:** measures the maximum value of the entire signal
- **Measure RMS:** measures the root-mean-square value of the entire signal
- **Measure Peak-to-peak:** measures the peak-to-peak value of the entire signal
- **Measure Time of Min:** measures the time at which the minimum value of the entire signal occurs
- **Measure Time of Max:** measures the time at which the maximum value of the entire signal occurs
- **Measure Integral:** computes the time integral value of the entire signal
- **Perform Fourier Analysis:** performs a Fourier analysis of the selected signal based on a specified fundamental frequency. Calculates the amplitude of the harmonics of the fundamental as well as the total harmonic distortion. This measurement is only available for transient analyses, and its results are printed in the simulation log window instead of in the measurement panel.

Measurement results are displayed in the Measurement pane at the lower right of the Simulator window. Multiple measurements will display as multiple rows in this area. You can delete a measurement by right clicking it and clicking **Delete Measurement**. To modify the display format of a measurement result (unit range and number of significant digits), right click the value and click **Format Value...**

The above context menu options are a shortcut for directly specifying measurements in the the Measurement pane. To manually create a new measurement, click in an empty row in the Measurement pane and type in an ngspice measurement function. You can also edit existing measurements by clicking on them. For more information about measurements and their syntax, refer to the ngspice manual.

Numerical results


While most analyses display their results as plots, DC Operating Point (OP) and Pole-zero (PZ) analyses do not result in plots. Instead, these analyses print their results as text in the simulation log window.

```
Simulation results:
```

```
Background thread stopped with timeout = 0
pole(1) = -1.47250e+03,0.000000e+00
pole(2) = -1.88233e-01,0.000000e+00
pole(3) = 0.000000e+00,0.000000e+00
zero(1) = -1.00000e+04,0.000000e+00
zero(2) = -1.88233e-01,0.000000e+00
zero(3) = 0.000000e+00,0.000000e+00
```

Operating point annotations

For the OP analysis, annotations can also be added to the schematic indicating the operating point voltage and current values at the nodes. Operating point voltage annotations can be shown or hidden for every node with **View** → **Show OP Voltages**. Operating point current annotations can be shown or hidden for every symbol pin with **View** → **Show OP Currents**. These annotations are globally shown or hidden for every node or every pin. You can control the formatting of these annotations in the [Formatting panel of Schematic Setup](#).



You can also display operating point results using text variables. Using text variables requires more work to set up but provides more control over how the data is displayed. For example, you can use text variables to display only certain voltages or currents, or to control the display formatting of particular values. You can also use text variables to display power dissipation measurements.

To use text variables to display an operating point voltage for a net, add a [label](#) to the net, then add a field to that label. The label can contain any text as long as it contains the `{OP}` text variable. The text variable can contain formatting specifiers in the form `{OP.<precision><unit>}`, but both the precision and unit are optional. Precision is the number of significant digits to display, which is 3 by default. Unit is the unit to use, including a prefix, such as `mV` for millivolts.

As an example, a label field containing the text `Vout: {OP}`, attached to a net with an operating point voltage of 5.123V, displays as "Vout: 5.12V". The text `{OP.4mV}` displays as "5123mV", `{OP.2}` displays as "5.1V", and `{OP.mV}` displays as "512mV".

Using text variables to display an operating point current into a device pin is similar, but uses symbol fields instead of label fields. The field can contain any text as long as it contains the `{OP:<pin>}` text variable. The pin can be specified as a pin name or a pin number. For two-terminal devices, the pin can be omitted, and the current into the device's pin 1 will be reported. The same optional formatting specifiers are supported as for voltages, in the form `{OP:<pin>.<precision><unit>}`.

For example, in a symbol with an operating point current of 5.123mA through pin 1 (pin name `C`), a symbol field containing the text `Ic: {OP:C}` displays as "Ic: 5.12mA". The text `{OP:C.2mA}` displays as "5.1mA", `{OP:1.4}` displays as "5.123mA", and `{OP:C.A}` displays as "0.00512A".


You can also use text variables to display a device's power dissipation. This works identically to current, but with `power` instead of a pin name or number. For example, in a symbol with an operating point power dissipation of 5.123mW, a symbol field containing `{OP:power.2mW}` displays as "5.1mW".

NOTE Don't forget to set the label field or symbol field to visible, or it will not be displayed.

User-defined signals

In addition to the list of signals that come from the nets in the schematic, you can define your own signals which behave like normal signals in most respects. User defined signals are defined as mathematical operations on one or more basic signals.



To add a user-defined signal, open the User-defined Signal dialog with **Simulation** → **User-defined Signals...** ( button) and add a signal. The new signal will appear in the Signal grid, where it can be plotted and used like any other signal. User-defined signals are also included in OP results.

NOTE

Unlike normal signals, which are plotted incrementally as a simulation progresses, user-defined signals are not plotted until the simulation completes.

One use for user-defined signals is to plot a differential voltage, i.e. the voltage between two arbitrary nodes. For example, to plot the voltage difference between the nets `/v1` and `/v2`, you can create a user-defined signal with the expression `/v1-/v2` and then plot it. This expression could also be written in a number of different ways, for example `V(/v1)-V(/v2)` or `V(/v1,/v2)`, which are both equivalent.

A number of mathematical functions are available for use in user-defined signals. To see a list, click the **Syntax help** link in the User-defined Signals dialog. Refer to the ngspice manual for details on each of these functions.

NOTE


Net names may contain special characters that have particular meaning to the ngspice interpreter. In particular, ngspice interprets the dash character (`-`) as a subtraction operation. To ensure that net names are interpreted correctly, surround the net name with double quote (`"`) characters when referring to it in a user-defined signal.


调整元件


It is possible to adjust the value of basic components in the schematic from within the simulation interface, which lets you conveniently adjust component values based on simulation results. Each time the component value is tuned, the simulation is re-run with the new component value. You can tune the value of passive resistors, inductors, and capacitors, or the voltage or current of DC voltage and current sources.

NOTE

You can only tune components when running analyses that result in a plot. In other words, you cannot tune components when running an operating point analysis.

To tune a component, use **Simulation** → **Add Tuned Value...**, the keyboard shortcut **T**, or the  button in the toolbar, and then click on the component to tune in the schematic. This adds a tuning control for that component in the bottom right corner of the simulator window. Multiple components can be tuned at once, with a separate tuning control per component.



- The top text field sets the top end of the tuning range.
- The bottom text field sets the bottom end of the tuning range.
- The middle text field sets the actual component value that is used in the simulation. This value can also be adjusted using the slider.
- The **Save** button updates the schematic symbol with the tuned value. Until you press the **Save** button, the schematic symbol will keep its original value.
- 单击  按钮将元件从调整面板中删除并恢复其原始值。


In addition, it is possible to restrict the component values to those from a particular series of Preferred Values — either of the E24, E48, E96 or E192 series. This is particularly useful when it is necessary to restrict component values to commercially available parts.

Saving simulation setups

You can save a simulation setup in a workbook. Workbooks are files that store information about a simulation setup, including which analyses are configured and what their settings are, which signals are plotted for each analysis, user-defined signals, measurements, cursors, and display settings. A workbook can be saved and reloaded later to restore the previously configured settings in a new session. Workbooks can include more than one simulation: for example, it may contain separate tabs for transient, operating point, and AC analyses which you added as you worked.

You can save a workbook using **File** → **Save Workbook** and load one using **File** → **Open Workbook**. The most recently used workbook is automatically loaded when the simulator is opened.

NOTE

Workbooks store simulation setup information, but they do not store simulation results. You can export simulation results to PNG (graphics) or CSV (simulation data values) with **File** → **Export Current Plot as PNG...** and **File** → **Export Current Plot as CSV...** To recreate the results of simulations stored in a workbook, select the appropriate analysis tab in the Simulator window and run the simulation again ( or **Simulation** → **Run Simulation**).

Exporting simulation results

KiCad 的仿真器提供了两种导出结果的方式：

- as a PNG (Portable Network Graphics format) image of a simulation data plot,
- as a plain text file of simulation data values, in CSV (Comma-Separated Value) format.

Only simulations that produce plots (see above) can be exported as an image or a CSV file. The results of OP and PZ analyses cannot be exported in this way.

Exporting results as graphics

The currently-visible Simulator plot may be exported as a PNG file using the command **File** → **Export Current Plot as PNG...**

The size and aspect-ratio of the saved image will match that of the displayed plot in the Simulator.

You can also copy an image of the active plot to the clipboard using **File** → **Export Current Plot to Clipboard**, or insert an image of the active plot into the schematic using **File** → **Export Current Plot to Schematic**. Exporting a plot to the schematic is equivalent to exporting the plot to the clipboard and then pasting it into the schematic.

Exporting results as numerical data

The currently-visible Simulator plot may be exported as a CSV file using the command **File** → **Export Current Plot as CSV...**

The data in the simulation plot is exported as multiple columns. The precise format is dependent upon the analysis type. In general, there will be multiple columns of data, one corresponding to each variable selected for plotting. The first row of the file is a header row, containing the name of the variable in the column (i.e. 'time', 'V(Vout)1' or similar).

NOTE

When exporting to CSV, only variables selected using their Plot checkbox will be included in the exported file.

NOTE

The data in the exported file contains all the data that would be plotted if the entire plot were displayed. If the plot is zoomed in to show a particular region this will still be the case, resulting in the output file containing more data than the user might expect.

NOTE


This function exports the data with data separated by semicolons (;) rather than commas. Programs reading this data may need to be configured to expect a semicolon as a delimiter.

Troubleshooting simulations

Sometimes a simulation will fail, either with or without errors being reported. Paying attention to the error messages reported, taking care in the development and entry into KiCad of the circuit to be simulated, and making use of the KiCad, ngspice and general SPICE documentation and information from fellow users in forums is very worthwhile and can often point the way to a solution.

It's worth noting, for users unfamiliar with SPICE, ngspice or circuit simulation in general that some 'common' and interesting circuits can sometimes be tricky to simulate accurately or reliably. These include apparently simple circuits such as oscillators, which in some cases may fail to oscillate at all! It is nearly always possible to build a working simulation but sometimes this can more require SPICE experience than might be initially apparent, or the guidance of someone who already has it. The ngspice documentation, once again, is worth reading for insights into good and effective simulation practices if you are encountering difficulty.

网表不正确

It is possible to inspect the SPICE netlist with **Simulation** → **Show SPICE netlist...** ( button). This method of troubleshooting requires some SPICE knowledge, but spotting errors in the netlist can help determine the cause of simulation problems, as well as providing confirmation of what input ngspice is actually acting on.

Simulation error messages

The output console displays messages from the simulator. It is advisable to check the console output to verify there are no errors or warnings. Messages appearing in the console may be conveniently selected, copied, and pasted if you wish to share them.

A common error message is "timestep too small". This message means that the simulation engine is unable to calculate the next point in the simulation, even when using the minimum possible time increment. This error can have many causes, including numerical convergence issues with a simulation model used in the circuit or with the circuit itself. It can also be caused by mistakes in drawing the circuit, such as incorrectly [assigning pins to the simulation model](#) or forgetting to provide a voltage supply.

收敛问题

In case the simulation does not converge in a reasonable amount of time (or not at all), it is possible to add the following SPICE directives. More information is available in the ngspice manual.

WARNING | 更改收敛选项可能会导致错误的结果。应谨慎使用这些选项。

```
.options gmin=1e-10
.options abstol=1e-10
.options reltol=0.003
.options cshunt=1e-15
```

- `gmin` is the minimum conductance allowed by the program. The default value is `1e-12` (1 pS).
- `abstol` is the absolute current error tolerance of the program. The default value is `1e-12` (1 pA).
- `reltol` 是程序的相对容错度。默认值为 `0.001` (0.1%)。

- `cshunt` adds a capacitor of the specified value from each voltage node in the circuit to ground.

Simulation pin assignments

If unexpected results are generated by a simulation despite it running without obvious errors, it is worth double-checking that the [assignments between the pins of the part instance in the KiCad schematic and that of the associated model](#) are correct. These have to be correct for each instance of the model in the schematic.

Helpful hints

Some helpful tips, hints and advice to help you get the most from using ngspice in KiCad for simulation.

The ngspice manual is your friend!

Fundamentally the KiCad Simulator is a user-friendly front-end to the powerful ngspice circuit simulator. Therefore problems with the details of simulation, the correct use of SPICE elements, models, etc. is beyond the scope of the KiCad documentation but is very likely to be fully and completely addressed in the ngspice documentation itself. It's therefore recommended not to overlook this [valuable resource](#).

NOTE

KiCad updates may result in changes to the ngspice version used by the simulator. The current version of ngspice used in a particular version of KiCad is shown on the **Help** → **About KiCad** dialog, under the **Version** tab. Referring to the online ngspice documentation will ensure you always have access to the latest information for reference.

Organizing third-party models

Although it is certainly possible to keep simulation models (i.e. `.lib`, `.sub` files) in the directories associated with individual KiCad projects, this will likely result in unnecessary copies of model files proliferating as you create simulations. Consider creating a dedicated storage location (directory, folder) for models, perhaps organized by manufacturer or device type, to hold these files. Then they may simply be referenced in simulations at a common location.

Simulation symbols and models in KiCad's libraries

The KiCad libraries provide a number of symbols for simulation in the `Simulation_SPICE` symbol library. Most of these symbols have SPICE models already assigned as appropriate, although you may need to adjust the model parameters in order to obtain the desired simulation behavior.

The `Simulation_SPICE` symbol library contains the following symbols:

Symbol Name	Description
0	A ground (node 0) symbol. Note that a standard GND symbol from another library can also be used.
BSOURCE	A symbol for a SPICE B-source (nonlinear dependent voltage or current source). Refer to the ngspice manual for information on B-sources.
D	A diode symbol. Note that the pin assignment is appropriate for both simulation and PCB layout.

ESOURCE	A symbol for a SPICE E-source (linear voltage-controlled voltage source). By default it is set up with a gain of 1 V/V. Refer to the ngspice manual for more information on E-sources.
GSOURCE	A symbol for a SPICE G-source (linear voltage-controlled current source). By default it is set up with a gain of 1 A/V. Refer to the ngspice manual for more information on G-sources.
IAM	A symbol for a SPICE amplitude-modulated independent current source. Refer to the ngspice manual for more information on independent current sources.
IBIS_DEVICE	An IBIS device symbol representing a digital input pin. This symbol is not preconfigured with a simulation model. It is intended to be used with an external IBIS model for a device.
IBIS_DEVICE_DIFF	An IBIS device symbol representing a digital differential input pin. This symbol is not preconfigured with a simulation model. It is intended to be used with an external IBIS model for a differential device.
IBIS_DRIVER	An IBIS driver symbol representing a digital output pin. This symbol is not preconfigured with a simulation model. It is intended to be used with an external IBIS model for a driver.
IBIS_DRIVER_DIFF	An IBIS driver symbol representing a pair of digital differential output pins. This symbol is not preconfigured with a simulation model. It is intended to be used with an external IBIS model for a differential driver.
IDC	A symbol for a SPICE DC independent current source. Refer to the ngspice manual for more information on independent current sources.
IEXP	A symbol for a SPICE exponential independent current source. Refer to the ngspice manual for more information on independent current sources.
IPULSE	A symbol for a SPICE pulsed independent current source. Refer to the ngspice manual for more information on independent current sources.
IPWL	A symbol for a SPICE piecewise linear independent current source. The waveform is specified as space-separated time-current pairs. Refer to the ngspice manual for more information on independent current sources.
ISFFM	A symbol for a SPICE single-frequency frequency-modulated independent current source. Refer to the ngspice manual for more information on independent current sources.
ISIN	A symbol for a SPICE sinusoidal independent current source. Refer to the ngspice manual for more information on independent current sources.
ITRNOISE	A symbol for a SPICE transient noise independent current source. Refer to the ngspice manual for more information on independent current sources.

NJFET	A symbol for an N-channel JFET with drain, gate, and source terminals, suitable for use with 3-terminal N-JFET models.
NMOS	A symbol for an N-channel MOSFET with drain, gate, and source terminals, suitable for use with 3-terminal N-MOSFET models.
NMOS_Substrate	A symbol for an N-channel MOSFET with drain, gate, source, and substrate (bulk) terminals, suitable for use with 4-terminal N-MOSFET models.
NPN	A symbol for an NPN transistor with collector, base, and emitter terminals, suitable for use with 3-terminal NPN models.
NPN_Substrate	A symbol for an NPN transistor with collector, base, emitter, and substrate terminals, suitable for use with 4-terminal NPN models.
OPAMP	A generic single-pole operational amplifier symbol. There are parameters for pole frequency, open loop gain, offset voltage, and output resistance. These parameters can be edited in the Parameters grid of the SPICE Model Editor dialog.
PJFET	A symbol for a P-channel JFET with drain, gate, and source terminals, suitable for use with 3-terminal P-JFET models.
PMOS	A symbol for a P-channel MOSFET with drain, gate, and source terminals, suitable for use with 3-terminal P-MOSFET models.
PMOS_Substrate	A symbol for a P-channel MOSFET with drain, gate, source, and substrate (bulk) terminals, suitable for use with 4-terminal P-MOSFET models.
PNP	A symbol for a PNP transistor with collector, base, and emitter terminals, suitable for use with 3-terminal PNP models.
PNP_Substrate	A symbol for a PNP transistor with collector, base, emitter, and substrate terminals, suitable for use with 4-terminal PNP models.
SWITCH	A symbol for a voltage-controlled switch. Refer to the ngspice manual for more information on switches.
TLINE	A symbol for a transmission line. By default it is set up as a lossless transmission line but it can also be used for a lossy transmission line. Refer to the ngspice manual for more information on transmission lines.
VAM	A symbol for a SPICE amplitude-modulated independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.
VDC	A symbol for a SPICE DC independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.
VEXP	A symbol for a SPICE exponential independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.

VPULSE	A symbol for a SPICE pulsed independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.
VPWL	A symbol for a SPICE piecewise linear independent voltage source. The waveform is specified as space-separated time-voltage pairs. Refer to the ngspice manual for more information on independent voltage sources.
VSFFM	A symbol for a SPICE single-frequency frequency-modulated independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.
VSIN	A symbol for a SPICE sinusoidal independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.
VTRNOISE	A symbol for a SPICE transient noise independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.
VTRRANDOM	A symbol for a SPICE transient random independent voltage source. Refer to the ngspice manual for more information on independent voltage sources.

Most of these symbols in the `Simulation_SPICE` library use [built-in models](#), but several symbols use [external models](#) from the `Simulation_SPICE.sp` simulation model library. The simulation model library is a separate file in the same folder as the symbol library. This simulation model library also contains SPICE models that may be useful for use with other symbols.

The `Simulation_SPICE.sp` simulation model library contains the following models:

Model Name	Description
kicad_builtin_opamp	A generic single-pole operational amplifier model. This model is used by the OPAMP symbol in the Simulation_SPICE symbol library, and the pins are ordered appropriately for use with any standard single-unit opamp symbol. There are parameters for pole frequency, open loop gain, offset voltage, and output resistance. These parameters can be edited in the Parameters grid of the SPICE Model Editor dialog.
kicad_builtin_opamp_dual	A dual version of the kicad_builtin_opamp model, with the same parameters. This model is not assigned to any symbols in the Simulation_SPICE symbol library, but the pins are ordered appropriately for use with standard dual opamp symbols.
kicad_builtin_opamp_quad	A quad version of the kicad_builtin_opamp model, with the same parameters. This model is not assigned to any symbols in the Simulation_SPICE symbol library, but the pins are ordered appropriately for use with standard quad opamp symbols.
kicad_builtin_varistor	A generic varistor model. This model is not assigned to any symbols in the Simulation_SPICE symbol library. There are parameters for threshold voltage, dynamic resistance, and leakage resistance. These parameters can be edited in the Parameters grid of the SPICE Model Editor dialog.
kicad_builtin_vdiff	A differential voltmeter model. The voltage difference between the first two terminals is output as a ground-referenced voltage on the third terminal. This model is used by the VOLTMETER_DIFF symbol in the Simulation_SPICE symbol library.

高级主题

配置和定制

NOTE

KiCad 文档的这一部分尚未编写。感谢您的耐心等待，我们的志愿文档编写者正在努力更新和扩展文档。

文本变量

KiCad supports text variables, which allow you to reference predefined variables by name in many kinds of text. KiCad will substitute the variable name with the text string assigned to the variable. This substitution happens anywhere the variable name is used inside the variable replacement syntax of `${VARIABLENAME}`.

For example, you could create a variable named `VERSION` and set the text substitution to `1.0`. Now, in any text object in the schematic, you can enter `${VERSION}` and KiCad will display this as `1.0`. If you change the value to `2.0`, every text object that includes `${VERSION}` will be updated automatically. You can also mix regular text and variables. For example, you can create a text object with the text `Version: ${VERSION}` which will be displayed as `Version: 1.0`.

You can define project text variables in the [schematic](#) or [board setup](#) dialogs. These are referred to as project text variables because they are defined for the whole project, so a project text variable defined in the Schematic Editor can also be used in the Board Editor, and vice versa.

There are also a number of built-in system text variables. System text variables may be available in some contexts and not others. The following system text variables can be used in schematic text, label names, label fields, hierarchical sheet fields, symbol text, symbol fields, and drawing sheet fields. There are also a number of [variables that can be used in the PCB Editor](#).

除非另有说明，否则层次化原理图字段中使用的变量指的是子原理图页的属性，而不是父图的属性。例如，`${#}` 在层次化原理图字段中使用时返回子原理图的页码，在父原理图中的图形文本中使用时才返回父原理图的页码。

变量也可用于字段名。以变量作为名称的字段，其值将自动设置为相同的变量。例如，在一个将项目变量 `MY_VAR` 设为 `MY_VALUE` 的工程中，用户创建的名为 ``${MY_VAR}` 的符号字段将自动将其值设为 `${MY_VAR}`，然后解析为 `MY_VALUE`。如果设置了字段的 **显示名称** 属性，变量名称将作为字段名称显示，例如 `MY_VAR: MY_VALUE`。

Variable name	Description
<code>#</code>	Sheet number.
<code>##</code>	Total number of schematic sheets.
<code>COMMENT1 - COMMENT9</code>	Contents of drawing sheet's Comment<n> field.
<code>COMPANY</code>	Contents of drawing sheet's Company field.
<code>CURRENT_DATE</code>	Today's date, in ISO format.
<code>FILENAME</code>	Filename of the root schematic sheet , with a file extension.
<code>FILEPATH</code>	Full file path of the root schematic sheet , with a file extension.

Variable name	Description
ISSUE_DATE	Contents of drawing sheet's Issue Date field.
KICAD_VERSION	Current version of KiCad. This variable is only available in drawing sheet fields.
PAPER	Current sheet's paper size. This variable is only available in drawing sheet fields.
PROJECTNAME	Project name, without a file extension.
REVISION	Contents of drawing sheet's Revision field.
SHEETFILE	Filename of the current sheet , with a file extension.
SHEETNAME	Sheet name of the current sheet.
SHEETPATH	Sheet path of the current sheet.
TITLE	Contents of drawing sheet's Title field.
<variablename>	Contents of project text variable <variablename> .
<fieldname>	<p>Contents of symbol field, symbol attribute, hierarchical sheet field, or label field <fieldname>. Fields can only be accessed from within their parent object, so symbol fields can be accessed from other text or fields within the symbol, and hierarchical sheet fields can be accessed within the sheet or in other sheet fields of the sheet.</p> <p>Both built-in and user-defined fields are available. Built-in fields use all uppercase letters: for example, to access a symbol's value, use \${VALUE}.</p> <p>Built-in symbol fields are DATASHEET , DESCRIPTION , FOOTPRINT , FOOTPRINT_LIBRARY , FOOTPRINT_NAME , NET_CLASS(<pin_number>), NET_NAME(<pin_number>), OP , PIN_NAME(<pin_number>), REFERENCE , SHORT_NET_NAME(<pin_number>), SHORT_REFERENCE , SYMBOL_DESCRIPTION , SYMBOL_KEYWORDS , SYMBOL_LIBRARY , SYMBOL_NAME , UNIT , VALUE .</p> <p>Built-in symbol attributes are DNP , EXCLUDE_FROM_BOARD , EXCLUDE_FROM_BOM , and EXCLUDE_FROM_SIM . These attributes expand to the friendly name of the attribute if the attribute is set (e.g. Excluded from board for EXCLUDE_FROM_BOARD and DNP for DNP), or to an empty string if the attribute is not set.</p> <p>Built-in sheet fields are SHEETFILE , SHEETNAME , and SHEETPATH . These refer to the child sheet's filename, sheet name, and sheet path, respectively, rather than the parent sheet's.</p> <p>Built-in label fields are CONNECTION_TYPE , NET_CLASS , NET_NAME , OP , SHORT_NET_NAME , and INTERSHEETREFS (global labels only).</p>

Variable name	Description
<code><refdes>:</code> <code><fieldname></code>	<p>Contents of field or attribute <code><fieldname></code> in symbol <code><refdes></code>.</p> <p>Both built-in and user-defined fields are available. Built-in fields use all uppercase letters: for example, to access the value of U1, use <code>\${U1:VALUE}</code>.</p> <p>Built-in symbol fields are DATASHEET, DESCRIPTION, FOOTPRINT, FOOTPRINT_LIBRARY, FOOTPRINT_NAME, NET_CLASS(<code><pin_number></code>), NET_NAME(<code><pin_number></code>), OP, PIN_NAME(<code><pin_number></code>), REFERENCE, SHORT_NET_NAME(<code><pin_number></code>), SYMBOL_DESCRIPTION, SYMBOL_KEYWORDS, SYMBOL_LIBRARY, SYMBOL_NAME, UNIT, VALUE.</p> <p>Built-in symbol attributes are DNP, EXCLUDE_FROM_BOARD, EXCLUDE_FROM_BOM, and EXCLUDE_FROM_SIM. These attributes expand to the friendly name of the attribute if the attribute is set (e.g. Excluded from board for EXCLUDE_FROM_BOARD and DNP for DNP), or to an empty string if the attribute is not set.</p> <p>Note: If the symbol referenced by <code><refdes></code> is reannotated, i.e. receives a new reference designator, <code><refdes></code> in the text variable will be automatically updated to the new reference designator so that the text variable continues to reference the same symbol.</p>
ERC_ERROR <code><errorname></code>	<p>Generates an ERC error named <code><errorname></code>. Everything inside the braces resolves to an empty string, while everything after the braces is included in the descriptive text for the ERC violation. The text variable must be at the beginning of the text item.</p> <p>For example, a text item containing <code>\${ERC_ERROR TODO}Calculate resistor value</code> would display as the text "Calculate resistor value" and generate a ERC error named "TODO" with the description "Calculate resistor value".</p>
ERC_WARNING <code><warningname></code>	<p>Generates an ERC warning named <code><warningname></code>. This behaves the same as ERC_ERROR, except a warning is generated rather than an error.</p>

数据库关联库文件

数据库关联库是 KiCad 符号库的一种类型，它在外部 SQL 数据库中保存有关零件的数据。数据基础库本身不包含任何符号或封装的定义。相反，它们引用其他 KiCad 库中的符号和封装。每个数据库关联库文件条目都将一个 KiCad 符号（来自其他库）映射到一组属性（字段），通常还有一个 KiCad 封装（来自封装库）。

使用数据库关联库可以抛开 KiCad 符号库和封装，而创建完全自定义的元件（也可称为 **最小元件**），而无需在符号库中存储所有元件属性。外部数据库可以链接到第三方工具，用于管理元件数据和生命周期。数据库关联库的工作流程通常比标准 KiCad 库的工作流程更复杂，因此这种类型的库通常只用于大规模的元件库，因为完全自定义的元件库可以使得效率提高（这在组织或团队协同中很常见）。

KiCad 不提供编辑 SQL 数据库或定义数据库关联库的图形界面。用户可以自行寻找最合适的工作流程和工具链来创建并更新数据库。有些用户可能希望通过第三方数据库客户端直接编辑数据库，有些用户可能使用其他第三方软件，如元件生命周期管理（PLM）工具来创建和编辑数据。

在数据库关联库中，有一个或多个 **表**，每个表通常代表单一类型的元件（如电阻或电容）。每个表可以有一个独立的结构，这意味着不同类型的元件可以有不同的属性，这些属性在 KiCad 中被转化为符号字段。每个表必须有一个

LibraryNickname 必须与 KiCad 库表中的符号库相匹配。表也可以包含一个包含 KiCad 封装的列，形式为 LibraryNickname:FootprintName。如果这一列存在，从表中放置的符号将包括一个封装映射。

表也可以包含任意的额外列，这些列可以选择性地映射到 KiCad 中的符号字段。KiCad 数据库关联库的配置文件控制这些字段的命名方式，是否使字段可见，以及是否将字段包含在符号选择器中显示的数据。

数据库关联库配置文件

要创建一个数据库关联库，你必须创建一个配置文件，其中包含 KiCad 连接到你的数据库的必要信息并从表中获取数据。将下面的模板复制到一个新文件中，并以 kicad_dbl 为扩展名保存。然后你可以使用配置符号库对话框将此文件添加到你的全局符号库表中。


```

{
  "meta": {
    "version": 0
  },
  "name": "My Database Library",
  "description": "A database of components",
  "source": {
    "type": "odbc",
    "dsn": "",
    "username": "",
    "password": "",
    "timeout_seconds": 2,
    "connection_string": ""
  },
  "libraries": [
    {
      "name": "Resistors",
      "table": "Resistors",
      "key": "Part ID",
      "symbols": "Symbols",
      "footprints": "Footprints",
      "fields": [
        {
          "column": "MPN",
          "name": "MPN",
          "visible_on_add": false,
          "visible_in_chooser": true,
          "show_name": true,
          "inherit_properties": true
        },
        {
          "column": "Value",
          "name": "Value",
          "visible_on_add": true,
          "visible_in_chooser": true,
          "show_name": false
        }
      ],
      "properties": {
        "description": "Description",
        "footprint_filters": "Footprint Filters",
        "keywords": "Keywords",
        "exclude_from_bom": "No BOM",
        "exclude_from_board": "Schematic Only"
      }
    }
  ]
}

```

NOTE

数据库库文件采用 JSON 格式。标准 JSON 语法规则适用。要检查文件是否包含语法错误，可使用 JSON 验证器或线程（可在线获取）。

配置数据源

KiCad 目前只支持 ODBC 连接到 SQL 数据库。你可以用 DSN 或连接字符串进行连接。如果提供了 DSN 名称, 可选的 `username` 和 `password` 字段将被用来连接到 DSN。如果提供了一个连接字符串, `dsn`, `username`, 和 `password` 字段将被忽略。连接字符串将直接传递给 ODBC 驱动程序, 这样就可以包含 ODBC 驱动程序支持的任何参数。

使用 DSN 连接时, 将 `connection_string` 属性留空或从文件中省略。使用连接字符串时, 应将 `dsn`、`username` 和 `password` 字段留空或从文件中省略。连接字符串必须以 `'Driver'` 键开头, 向 ODBC 管理器指明应使用哪个驱动程序, 并可包含其他取决于特定驱动程序的键。详情请查阅 ODBC 驱动程序的文档。在配置数据库连接时, 您可能还会发现 connectionstrings.com 这样的参考网站很有用。

KiCad 不推荐或认可任何特定的 ODBC 驱动程序或数据库服务器, 但经测试可与 SQLite、MySQL、MariaDB 和 PostgreSQL 兼容。

NOTE	Windows 用户: 在 JSON 引用字符串中包含反斜线字符 (\) 时, 必须使用第二个反斜线转义。如果在连接字符串中包含文件路径, 请确保使用双反斜线 (\\)。
NOTE	Flatpak 用户: 您需要安装相应的 ODBC 驱动程序作为 Flatpak 扩展。您可以通过软件管理器 (即 GNOME 软件) 中 KiCad 的 "加载项" 部分, 或通过命令行进行安装: 为 SQLite 运行 <code>flatpak install org.kicad.KiCad.ODBCDriver.sqliteodbc</code> , 为 MariaDB 或 MySQL 运行 <code>flatpak install org.kicad.KiCad.ODBCDriver.mariadb-connector-odbc</code> , 或为 PostgreSQL 运行 <code>flatpak install org.kicad.KiCad.ODBCDriver.psycopg2</code> 。
NOTE	Flatpak users: Due to Flatpak sandboxing, a possible way to connect to database servers running on your local machine is via TCP/IP. Make sure that your database server allows TCP/IP connections, then add the required <code>Port</code> parameter to your connection string. For example, add <code>Port=3306;</code> for the default TCP port of MySQL/MariaDB, or <code>Server=localhost;Port=5432;</code> to force PostgreSQL to use a TCP connection to the local server. Using the default UNIX domain socket connections for MySQL, MariaDB, or PostgreSQL is only possible when overriding host file system permissions via <code>flatpak override</code> .

配置库

每个数据库关联库可以包含映射到单个数据库表的 "子库"。配置文件中的 `libraries` 条目包含一个对象列表, 每个对象定义一个库。每个库必须存在以下设置:

`name`: 子库 (表) 的名称, 该名称将显示在 KiCad UI 中, 并作为前缀包含在该子库的每个符号名称中。该名称可以包含符号名称的任何有效字符, 但正斜杠 (/) 除外, 因为斜杠字符将用作子库名称和符号名称之间的分隔符。如果该字段留空, 则不会为该子库中的符号添加前缀。

`table`: 数据库中的表的名称。

`key`: 包含唯一键的列名, 将用于识别表中的器件。

`symbols`: 包含 KiCad 符号引用的列名。

`footprints`: 包含 KiCad 封装引用的列名。

`fields`: 一个字段定义的列表。在这里定义的每个字段都会在符号被放置在原理图上时被添加到符号中。如果源符号中已经定义了一个名称相同的字段, 那么数据库表中的值将覆盖源符号中定义的任何值。每个字段定义都可以包

含：

`column`: 应该被映射到一个字段的数据库表列的名称。

`name`: 要从数据库中填充的 KiCad 字段的名称。

`visible_on_add`: 如果是 `true`，当符号被添加时，这个字段将在原理图中可见。如果没有指定这个设置，它将默认为 `false`。

`visible_in_chooser`: 如果 `true`，这个字段将在符号选择器中显示为一个列。如果没有指定这个设置，它将默认为 `false`。

`show_name`: 如果是 `true`，除显示其值之外，该字段的名称将在原理图中显示。如果没有指定这个设置，将默认为 `false`。

`inherit_properties`: 如果是 `true`，并且源符号中已经存在一个给定的 `name` 字段，那么只有字段内容将从数据库中更新，其他属性（`visible_on_add`，`show_name` 等）将保持源符号中的设置。如果给定的字段名在源符号中不存在，这个设置将被忽略。如果没有指定这个设置，它将默认为 `false`。

`properties`: 符号属性与数据库列的映射。所有的属性都是可选的；任何没有在数据库库配置中指定的属性都将从源符号设置的值中继承下来。支持以下属性：

`description`: 符号的描述属性。

`footprint_filters`: 预留给未来的扩展。

`keywords`: 符号的关键词属性。

`exclude_from_bom`: 符号的 "不包括在 BOM 中" 设置。该列必须是数字类型，并将被视为布尔值（0 代表假，1 代表真）。

`exclude_from_board`: 符号的 "排除在 PCB 之外" 设置。该列必须是数字类型，并将被当作布尔值（0 代表假，1 代表真）。

`exclude_from_sim`: The symbol's "Exclude from simulation" setting. The column named here must be a numeric type, and will be taken as a boolean (0 for false, 1 for true).

数据库列可以被映射到自定义（用户定义的）字段，或某些内置的 KiCad 字段，包括 `Value` 和 `Datasheet`。

NOTE

KiCad 仅支持文本（字符串）字段。如果映射包含数值 SQL 数据类型的数据列，将使用通用转换算法将其转换为字符串，对于非常大或非常小的数字，将转换为科学符号。用户无法对这种格式转换进行微调，因此如果需要明确控制数字到字符串的转换，应使用新列或视图在数据库中进行转换。

使用数据库关联库

创建配置文件并将其添加到符号库表中后，您可以使用符号选择器从数据库表中放置元件。从数据库关联库中放置的元件可以使用 "从库中更新符号" 功能进行更新，该功能将更新数据库中被改变的任何字段，以及更新源库中被改变的符号。

请注意，数据库表所引用的任何源库也必须存在于符号库表中，这样数据库关联库才能正常工作。如果你想把一个库只作为数据库关联库的符号源，你可以通过清除 "管理符号库" 对话框中的 "可见" 复选框将其从符号选择器中隐藏起来。

HTTP Libraries

HTTP libraries are a type of KiCad symbol library that sources data about parts for an external source such as an ERP system. They do not contain any symbol or footprint definitions as standard KiCad libraries do. Instead, they **reference** symbols and footprints found in other KiCad libraries.

HTTP 库为只读库，支持 REST 或类似 REST 的应用程序接口。

HTTP Library Configuration Files

要创建 HTTP 库，必须创建一个配置文件，其中包含 KiCad 连接到提供库（API）并从中获取数据所需的信息。

将下面的模板复制到一个新文件中，并使用 `.kicad_httplib` 文件扩展名保存。然后编辑该文件，用自己的值替换 `root_url` 和 `token` 值。保存后，使用 "配置符号库" 对话框将此文件添加到全局符号库表中，该对话框可在 "偏好设置" → "管理符号库..." 下找到。

用户可以选择配置两种超时设置。`timeout_parts_seconds` 设置决定了部件信息的有效期，而 `timeout_categories_seconds` 设置决定了类别的有效期。默认值分别设置为 60 秒和 600 秒，但如果这两个设置的数据预计将保持不变，用户可以选择更高的值。这将大大加快符号选择器的打开速度。值得注意的是，无论这些超时设置如何，KiCad 都会在首次启动时重新缓存数据。

```
{
  "meta": {
    "version": 1.0
  },
  "name": "KiCad HTTP Library",
  "description": "A KiCad library sourced from a REST API",
  "source": {
    "type": "REST_API",
    "api_version": "v1",
    "root_url": "http://localhost:8000/kicad-api",
    "token": "usertokendatastring",
    "timeout_parts_seconds": 60,
    "timeout_categories_seconds": 600
  }
}
```

Authentication

身份验证仅通过 **访问令牌** 完成。如果 HTTP 库是由外部维护的，用户需要向管理员申请一个有效的令牌。

类别的缓存行为

KiCad 在打开 "符号选择器对话框" 时会缓存一次所有可用的 "类别"。随后，在服务器端对类别所做的任何更改都不会被 KiCad 检测到，直到用户重新启动程序。这种实现方式旨在节省带宽资源，因为它可以防止 KiCad 在用户每次打开 "符号选择器对话框" 时都尝试从 API 获取数据。这种连续的数据获取，尤其是在带宽受限的情况下，会严重影响 KiCad 的性能。

服务器响应代码

如果 KiCad 收到 API 错误，它会向用户显示错误信息。有关 API 错误和服务器响应的更多信息，请参阅 dev-docs.kicad.org 上的 API 和绑定部分。

自定义网表和 BOM 格式


KiCad 可以导出各种格式的网表和 BOM，如果需要，用户可以定义新的格式。

导出网表的过程在 [netlist export section](#) 中描述。BOM 导出在 [BOM 导出章节](#) 中描述。

下文描述了如何为一个新的导出格式创建一个导出器。

添加新的网表生成器

新的网表生成器可以通过点击 **添加生成器...** 按钮添加到 **导出网表** 对话框中。



新的生成器需要一个名称和一个命令。名称显示在标签中，只要点击 **导出网表** 按钮，就会运行该命令。


当网表生成时，KiCad 会创建一个中间的 XML 文件，其中包含原理图中所有的网表信息。然后运行生成器命令，以将中间网表转换为所需的网表格式。




网表命令必须正确设置，以便网表生成器脚本将中间网表文件作为输入并输出所需的网表文件。确切的网表命令将取决于所使用的生成器脚本。下面描述了 [命令格式](#)。

Python 和 XSLT 是创建自定义网表生成器的常用工具。

添加新的 BOM 生成器

KiCad 还使用中间网表文件，通过 [BOM生成工具](#) 生成 BOM。



通过点击  按钮，可以在 BOM 生成器脚本列表中添加其他脚本。点击  按钮，可以删除脚本。 按钮在文本编辑器中打开所选的脚本。

用 Python 和 XSLT 编写的生成器脚本可以包含一个标题注释，描述生成器的功能和用法。这个标题注释会作为每个生成器的描述显示在 BOM 对话框中。标题注释必须包含字符串 `@package`。该字符串之后直到注释结束的所有内容都被用作生成器的描述。

当添加新的生成器脚本时，KiCad 会自动填充命令行字段，但根据生成器脚本的情况，可能需要手工调整命令行。KiCad 试图从生成器脚本标题中的示例命令行自动确定输出文件扩展名。

生成器命令行格式

网表或 BOM 导出器的命令行定义了 KiCad 将运行的命令，用以生成所选输出文件。

对于使用 `xsltproc` 的网表导出器，以下为一个示例：

```
xsltproc -o %O.net /usr/share/kicad/plugins/netlist_form_pads-pcb.asc.xsl %I
```

对于使用 Python 的 BOM 导出器，以下为一个示例：

```
/usr/bin/python3 /usr/share/kicad/plugins/bom_csv_grouped_by_value.py "%I" "%O.csv"
```

NOTE 建议在命令行中用引号（"）将参数括起来，以防它们包含空格或其他特殊字符。

某些字符序列（如 `%I` 和 `%O`）在命令行中具有特殊含义，因为 KiCad 在执行命令之前将它们替换为文件名或路径。

参数	替换为...	描述
%I	<工程路径>/<工程名称>.xml	中间网表文件的绝对路径和文件名，它是 BOM 或网表生成器插件的输入。
%O	<工程路径>/<工程名称>	输出 BOM 或网表文件的绝对路径和文件名（没有文件扩展名）。适当的文件扩展名可能需要在 %O 序列后指定。
%B	<工程名称>	输出 BOM 或网表文件的基本文件名（没有路径或文件扩展名）。适当的文件扩展名可能需要在 %B 序列后指定。
%P	<工程路径>	工程目录的绝对路径，没有尾部斜线

中间网表文件格式

当输出 BOM 文件和网表时，KiCad 会创建一个中间网表文件，然后运行一个单独的工具，将中间网表后期处理成所需的网表或 BOM 格式。

中间网表使用 XML 语法。它包含有关设计的大量数据。根据输出（BOM 或网表），完整中间网表文件的不同子集将包含在最终输出文件中。

中间网表文件的结构详述 [如下](#)。

由于从中间网表文件到输出网表或 BOM 的转换是文本到文本的转换，因此可以使用 Python、XSLT 或任何其他能够将 XML 作为输入的工具编写后处理过滤器。

NOTE

不建议新的网表或 BOM 导出器使用 XSLT；应该改用 Python 或其他工具。从 KiCad 7 开始，xsltproc 不再随 KiCad 一起安装，尽管它可以单独安装。不过，下面列出了使用 XSLT 的网表导出器的几个示例。

中间网表结构

此示例提供了网表文件格式的概览。

```

<?xml version="1.0" encoding="utf-8"?>
<export version="D">
  <design>
    <source>F:\kicad_aux\netlist_test\netlist_test.sch</source>
    <date>29/08/2010 21:07:51</date>
    <tool>eeschema (2010-08-28 BZR 2458)-unstable</tool>
  </design>
  <components>
    <comp ref="P1">
      <value>CONN_4</value>
      <libsource lib="conn" part="CONN_4"/>
      <sheetpath names="/" tstamps="/" />
      <tstamps>4C6E2141</tstamps>
    </comp>
    <comp ref="U2">
      <value>74LS74</value>
      <libsource lib="74xx" part="74LS74"/>
      <sheetpath names="/" tstamps="/" />
      <tstamps>4C6E20BA</tstamps>
    </comp>
    <comp ref="U1">
      <value>74LS04</value>
      <libsource lib="74xx" part="74LS04"/>
      <sheetpath names="/" tstamps="/" />
      <tstamps>4C6E20A6</tstamps>
    </comp>
    <comp ref="C1">
      <value>CP</value>
      <libsource lib="device" part="CP"/>
      <sheetpath names="/" tstamps="/" />
      <tstamps>4C6E2094</tstamps>
    <comp ref="R1">
      <value>R</value>
      <libsource lib="device" part="R"/>
      <sheetpath names="/" tstamps="/" />
      <tstamps>4C6E208A</tstamps>
    </comp>
  </components>
  <libparts/>
  <libraries/>
  <nets>
    <net code="1" name="GND">
      <node ref="U1" pin="7"/>
      <node ref="C1" pin="2"/>
      <node ref="U2" pin="7"/>
      <node ref="P1" pin="4"/>
    </net>
    <net code="2" name="VCC">
      <node ref="R1" pin="1"/>
      <node ref="U1" pin="14"/>
      <node ref="U2" pin="4"/>
      <node ref="U2" pin="1"/>
      <node ref="U2" pin="14"/>
      <node ref="P1" pin="1"/>
    </net>
    <net code="3" name="">
      <node ref="U2" pin="6"/>
    </net>
    <net code="4" name="">
      <node ref="U1" pin="2"/>
    </net>
  </nets>

```


通用网表文件结构

中间网表由五个部分组成。

- “标题”部分。
- “元件”部分。
- “库元件”部分。
- “库”部分。
- “网络”部分。

文件内容带有分隔符 `<export>`

```
<export version="D">
...
</export>
```

“标题”部分

标题带有分隔符 `<design>`

```
<design>
<source>F:\kicad_aux\netlist_test\netlist_test.sch</source>
<date>21/08/2010 08:12:08</date>
<tool>eeschema (2010-08-09 BZR 2439)-unstable</tool>
</design>
```

此部分可视为评论。

“元件”部分

元件部分带有分隔符 `<components>`

```
<components>
<comp ref="P1">
<value>CONN_4</value>
<libsource lib="conn" part="CONN_4"/>
<sheetpath names="/" tstamps="/">
<tstamps>4C6E2141</tstamps>
</comp>
</components>
```

本部分包含原理图中的元件列表。每个元件都是这样描述的：

```

<comp ref="P1">
<value>CONN_4</value>
<libsource lib="conn" part="CONN_4"/>
<sheetpath names="/" tstamps="/">
<tstamps>4C6E2141</tstamps>
</comp>

```

元素名称	元素描述
libsource	找到该元件的库的名称。
part	该库中的元件名称。
sheetpath	层次结构中的图纸路径：用于识别图纸。
tstamps	元件的时间戳。

关于元件时间戳的注意事项

为了识别网表中的元件以及电路板上的元件，时间戳引用作为每个元件的唯一标识。然而，KiCad 提供了一种辅助的方式来识别一个元件，即电路板上的对应封装。在原理图工程中重新标注元件，不会失去元件和其封装之间的联系。

时间戳是原理图工程中每个元件或图纸的唯一标识符。但是，在复杂的层次结构中，同一个图纸会被多次使用，因此该图纸包含具有相同时间戳的元件。

在一个复杂的层次结构中，一个给定的图纸有一个唯一的标识符：它的图纸路径。一个给定的元件（在一个复杂的层次结构内）有一个唯一的标识符：图纸路径和它的时间戳。

“库文件”部分

库文件部分带有分隔符 `<libparts>` 该部分的内容在原理图库中定义。

```

<libparts>
<libpart lib="device" part="CP">
  <description>Condensateur polarise</description>
  <footprints>
    <fp>CP*</fp>
    <fp>SM*</fp>
  </footprints>
  <fields>
    <field name="Reference">C</field>
    <field name="Valeur">CP</field>
  </fields>
  <pins>
    <pin num="1" name="1" type="passive"/>
    <pin num="2" name="2" type="passive"/>
  </pins>
</libpart>
</libparts>

```

元素名称	元素描述
<footprints>	符号的封装。每个封装都在一个单独的 <fp> 标签中。
<fields>	符号的字段。每个字段的名称和值都在一个单独的 <field name="字段名称">...</field> 标签中给出
<pins>	符号的引脚。每个引脚都在一个单独的 <pin num="引脚编号" type="pintype"/> 标签中给出。可能的引脚类型描述如下。

可能的电气引脚类型有：

引脚类型	描述
Input	通用输入引脚
Output	通用输出引脚
Bidirectional	输入或输出（双向）
Tri-state	总线输入/输出（三态）
Passive	无源元件的通用端头
Unspecified	未知的电气类型
Power input	元件电源输入引脚
Power output	电源输出，如稳压器输出
Open collector	模拟比较器中常见的集电极开路
Open emitter	有时出现在逻辑器件中的发射极开路
Not connected	必须在原理图中保持未连接状态

库部分

库部分带有分隔符 <libraries>。该部分包含工程中使用的原理图库的列表。

```
<libraries>
  <library logical="device">
    <uri>F:\kicad\share\library\device.lib</uri>
  </library>
  <library logical="conn">
    <uri>F:\kicad\share\library\conn.lib</uri>
  </library>
</libraries>
```

“网络”部分

网络部分的分隔符为 <nets>。这一部分通过列出所有的网络和连接到每个网络的引脚来描述原理图的连接性。

```

<nets>
  <net code="1" name="GND">
    <node ref="U1" pin="7"/>
    <node ref="C1" pin="2"/>
    <node ref="U2" pin="7"/>
    <node ref="P1" pin="4"/>
  </net>
  <net code="2" name="VCC">
    <node ref="R1" pin="1"/>
    <node ref="U1" pin="14"/>
    <node ref="U2" pin="4"/>
    <node ref="U2" pin="1"/>
    <node ref="U2" pin="14"/>
    <node ref="P1" pin="1"/>
  </net>
</nets>

```

一个网络可能包含以下内容。

```

<net code="1" name="GND">
  <node ref="U1" pin="7"/>
  <node ref="C1" pin="2"/>
  <node ref="U2" pin="7"/>
  <node ref="P1" pin="4"/>
</net>

```

元素名称	元素描述
net code	该网络的内部标识符
name	网络的名称
node	符号（由 ref 标识）的引脚（由 pin 标识），该引脚与网络连接。

网表导出器实例

下面包括一些使用 XSLT 的网表导出器的例子。

XSLT 本身是一种 XML 语言，非常适用于 XML 转换。xsltproc 程序可以用来读取中间的 XML 网表输入文件，应用样式表来转换输入，并将结果保存在输出文件中。使用 xsltproc 需要一个使用 XSLT 惯例的样式表文件。整个转换过程由 KiCad 处理，在它被配置为以特定方式运行 xsltproc 之后。

描述 XSL 变换（XSLT）的文件可在此获得: <http://www.w3.org/TR/xslt>

NOTE 当编写一个新的网表导出器时，考虑使用 Python 或其他工具而不是 XSLT。

使用 XSLT 的 PADS 网表实例

下面的例子显示了如何使用 xlstproc 为 PADS 网表格式创建一个输出器。

PADS 网表格式由两部分组成：

- 封装列表
- 一个网络的列表，以及与每个网络相连的焊盘。

下面是一个 XSL 样式表，将中间网表文件转换为 PADS 网表格式。

```

<?xml version="1.0" encoding="ISO-8859-1"?>
<!--XSL style sheet to Eeschema Generic Netlist Format to PADS netlist format
Copyright (C) 2010, SoftPLC Corporation.
GPL v2.

如何使用:
https://lists.launchpad.net/kicad-developers/msg05157.html
-->

<!DOCTYPE xsl:stylesheet [
  <!ENTITY nl "&#xd;&#xa;"> <!--new line CR, LF -->
]>

<xsl:stylesheet version="1.0" xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
<xsl:output method="text" omit-xml-declaration="yes" indent="no"/>

<xsl:template match="/export">
  <xsl:text>*PADS-PCB*&nl;*PART*&nl;</xsl:text>
  <xsl:apply-templates select="components/comp"/>
  <xsl:text>&nl;*NET*&nl;</xsl:text>
  <xsl:apply-templates select="nets/net"/>
  <xsl:text>*END*&nl;</xsl:text>
</xsl:template>

<!-- for each component -->
<xsl:template match="comp">
  <xsl:text> </xsl:text>
  <xsl:value-of select="@ref"/>
  <xsl:text> </xsl:text>
  <xsl:choose>
    <xsl:when test = "footprint != '' ">
      <xsl:apply-templates select="footprint"/>
    </xsl:when>
    <xsl:otherwise>
      <xsl:text>unknown</xsl:text>
    </xsl:otherwise>
  </xsl:choose>
  <xsl:text>&nl;</xsl:text>
</xsl:template>

<!-- for each net -->
<xsl:template match="net">
  <!-- nets are output only if there is more than one pin in net -->
  <xsl:if test="count(node)>1">
    <xsl:text>*SIGNAL* </xsl:text>
    <xsl:choose>
      <xsl:when test = "@name != '' ">
        <xsl:value-of select="@name"/>
      </xsl:when>
      <xsl:otherwise>
        <xsl:text>N-</xsl:text>
        <xsl:value-of select="@code"/>
      </xsl:otherwise>
    </xsl:choose>
    <xsl:text>&nl;</xsl:text>
    <xsl:apply-templates select="node"/>
  </xsl:if>
</xsl:template>

<!-- for each node -->

```

这是运行 `xsltproc` 后的 PADS 网表输出文件：

```
*PADS-PCB*
*PART*
P1 unknown
U2 unknown
U1 unknown
C1 unknown
R1 unknown
*NET*
*SIGNAL* GND
U1.7
C1.2
U2.7
P1.4
*SIGNAL* VCC
R1.1
U1.14
U2.4
U2.1
U2.14
P1.1
*SIGNAL* N-4
U1.2
U2.3
*SIGNAL* /SIG_OUT
P1.2
U2.5
U2.2
*SIGNAL* /CLOCK_IN
R1.2
C1.1
U1.1
P1.3

*END*
```

进行这种转换的命令行是：

```
kicad\\bin\\xsltproc.exe -o test.net kicad\\bin\\plugins\\netlist_form_pads-pcb.xsl test.tmp
```

使用 XSLT 的 Cadstar 网表例子

下面的例子显示了如何使用 `xlstproc` 为 Cadstar 网表格式创建一个输出器。

Cadstar 的格式由两部分组成：

- 封装列表
- 网络列表：按网络对焊盘进行分组

下面是一个 XSL 样式表，将中间网表文件转换为 Cadstar 网表格式。

```

<?xml version="1.0" encoding="ISO-8859-1"?>
<!--XSL style sheet to Eeschema Generic Netlist Format to CADSTAR netlist format
  Copyright (C) 2010, Jean-Pierre Charras.
  Copyright (C) 2010, SoftPLC Corporation.
  GPL v2. -->

<!DOCTYPE xsl:stylesheet [
  <!ENTITY nl "&#xd;&#xa;"> <!--new line CR, LF -->
]>

<xsl:stylesheet version="1.0" xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
<xsl:output method="text" omit-xml-declaration="yes" indent="no"/>

<!-- Netlist header -->
<xsl:template match="/export">
  <xsl:text>.HEA&nl;</xsl:text>
  <xsl:apply-templates select="design/date"/> <!-- Generate line .TIM <time> -->
  <xsl:apply-templates select="design/tool"/> <!-- Generate line .APP <eeschema version>
-->
  <xsl:apply-templates select="components/comp"/> <!-- Generate list of components -->
  <xsl:text>&nl;&nl;</xsl:text>
  <xsl:apply-templates select="nets/net"/> <!-- Generate list of nets and
connections -->
  <xsl:text>&nl;.END&nl;</xsl:text>
</xsl:template>

  <!-- Generate line .TIM 20/08/2010 10:45:33 -->
<xsl:template match="tool">
  <xsl:text>.APP "</xsl:text>
  <xsl:apply-templates/>
  <xsl:text>"&nl;</xsl:text>
</xsl:template>

  <!-- Generate line .APP "eeschema (2010-08-17 BZR 2450)-unstable" -->
<xsl:template match="date">
  <xsl:text>.TIM </xsl:text>
  <xsl:apply-templates/>
  <xsl:text>&nl;</xsl:text>
</xsl:template>

<!-- for each component -->
<xsl:template match="comp">
  <xsl:text>.ADD_COM </xsl:text>
  <xsl:value-of select="@ref"/>
  <xsl:text> </xsl:text>
  <xsl:choose>
    <xsl:when test = "value != '' ">
      <xsl:text>"</xsl:text> <xsl:apply-templates select="value"/> <xsl:text>"
</xsl:text>
    </xsl:when>
    <xsl:otherwise>
      <xsl:text>""</xsl:text>
    </xsl:otherwise>
  </xsl:choose>
  <xsl:text>&nl;</xsl:text>
</xsl:template>

<!-- for each net -->
<xsl:template match="net">
  <!-- nets are output only if there is more than one pin in net -->

```


这是 Cadstar 输出文件。

```
.HEA
.TIM 21/08/2010 08:12:08
.APP "eeschema (2010-08-09 BZR 2439)-unstable"
.ADD_COM P1 "CONN_4"
.ADD_COM U2 "74LS74"
.ADD_COM U1 "74LS04"
.ADD_COM C1 "CP"
.ADD_COM R1 "R"

.ADD_TER U1.7 "GND"
.TER      C1.2
          U2.7
          P1.4
.ADD_TER R1.1 "VCC"
.TER      U1.14
          U2.4
          U2.1
          U2.14
          P1.1
.ADD_TER U1.2 "N-4"
.TER      U2.3
.ADD_TER P1.2 "/SIG_OUT"
.TER      U2.5
          U2.2
.ADD_TER R1.2 "/CLOCK_IN"
.TER      C1.1
          U1.1
          P1.3

.END
```

使用 XSLT 的 OrcadPCB2 网表示例

这种格式只有一个部分，就是封装列表。每个封装都包括其焊盘的列表，并引用一个网络。

下面是一个 XSL 样式表，将中间网表文件转换为 Orcad 网表格式。

```

<?xml version="1.0" encoding="ISO-8859-1"?>
<!--XSL style sheet to Eeschema Generic Netlist Format to CADSTAR netlist format
Copyright (C) 2010, SoftPLC Corporation.
GPL v2.

如何使用:
https://lists.launchpad.net/kicad-developers/msg05157.html
-->

<!DOCTYPE xsl:stylesheet [
  <!ENTITY nl "&#xd;&#xa;"> <!--new line CR, LF -->
]>

<xsl:stylesheet version="1.0" xmlns:xsl="http://www.w3.org/1999/XSL/Transform">
<xsl:output method="text" omit-xml-declaration="yes" indent="no"/>

<!--
Netlist header
Creates the entire netlist
(can be seen as equivalent to main function in C
-->
<xsl:template match="/export">
  <xsl:text>( { Eeschema Netlist Version 1.1  </xsl:text>
  <!-- Generate line .TIM <time> -->
<xsl:apply-templates select="design/date"/>
<!-- Generate line eeschema version ... -->
<xsl:apply-templates select="design/tool"/>
<xsl:text>}&nl;</xsl:text>

<!-- Generate the list of components -->
<xsl:apply-templates select="components/comp"/> <!-- Generate list of components -->

<!-- end of file -->
<xsl:text>)&nl;*&nl;</xsl:text>
</xsl:template>

<!--
Generate id in header like "eeschema (2010-08-17 BZR 2450)-unstable"
-->
<xsl:template match="tool">
  <xsl:apply-templates/>
</xsl:template>

<!--
Generate date in header like "20/08/2010 10:45:33"
-->
<xsl:template match="date">
  <xsl:apply-templates/>
  <xsl:text>&nl;</xsl:text>
</xsl:template>

<!--
This template read each component
(path = /export/components/comp)
creates lines:
( 3EBF7DBD $noname U1 74LS125
... pin list ...
)
and calls "create_pin_list" template to build the pin list
-->

```

这是 OrcadPCB2 输出文件。







```
( { Eeschema Netlist Version 1.1 29/08/2010 21:07:51
eeschema (2010-08-28 BZR 2458)-unstable}
( 4C6E2141 $noname P1 CONN_4
( 1 VCC )
( 2 /SIG_OUT )
( 3 /CLOCK_IN )
( 4 GND )
)
( 4C6E20BA $noname U2 74LS74
( 1 VCC )
( 2 /SIG_OUT )
( 3 N-04 )
( 4 VCC )
( 5 /SIG_OUT )
( 6 ? )
( 7 GND )
( 14 VCC )
)
( 4C6E20A6 $noname U1 74LS04
( 1 /CLOCK_IN )
( 2 N-04 )
( 7 GND )
( 14 VCC )
)
( 4C6E2094 $noname C1 CP
( 1 /CLOCK_IN )
( 2 GND )
)
( 4C6E208A $noname R1 R
( 1 VCC )
( 2 /CLOCK_IN )
)
)
*
```







操作参考

以下是 KiCad 原理图编辑器中可用 **操作** 的列表：您可以为以下命令设置快捷键。

原理图编辑器














以下操作在原理图编辑器中可用。可以在偏好设置的 **快捷键** 部分中将快捷键分配给这些操作中的任何一个。



















Action	Default Hotkey	Description
Align Items to Grid		
Annotate Schematic...		Fill in schematic symbol reference designators
Annotate Automatically		Toggle automatic annotation of new symbols
Assign Footprints...		Run footprint assignment tool
Clear Net Highlighting		Clear any existing net highlighting
Export Drawing to Clipboard		Export drawing of current sheet to clipboard
Edit Library Symbol...	 +  + 	Open the library symbol in the Symbol Editor
Edit Sheet Page Number...		Edit the page number of the current or selected sheet
Edit Symbol Fields...		Bulk-edit fields of all symbols in schematic
Edit Symbol Library Links...		Edit links between schematic and library symbols
Edit with Symbol Editor	 + 	Open the selected symbol in the Symbol Editor
Export Netlist...		Export file containing netlist in one of several formats
Export Symbols to Library...		Add symbols used in schematic to an existing symbol library (does not remove other symbols from this library)
Export Symbols to New Library...		Create a new symbol library using the symbols used in the schematic (if the library already exists it will be replaced)
Generate Bill of Materials...		Generate a bill of materials for the current schematic

Action	Default Hotkey	Description
Generate Bill of Materials (External)...		Generate a bill of materials for the current schematic using external generator
Generate Legacy Bill of Materials...		Generate a bill of materials for the current schematic (Legacy Generator)
Highlight Net		Highlight net under cursor
Highlight Nets		Highlight wires and pins of a net
Import Footprint Assignments...		Import symbol footprint assignments from .cmp file created by board editor
Import Graphics...	 +  + 	Import 2D drawing file
Increment Annotations From...		Increment a subset of reference designators starting at a particular symbol
Line Mode for Wires and Buses		Constrain drawing and dragging to horizontal, vertical, or 45-degree angle motions
Line Mode for Wires and Buses		Draw and drag at any angle
Line Mode for Wires and Buses	 + 	Switch to next line mode
Line Mode for Wires and Buses		Constrain drawing and dragging to horizontal or vertical motions
Mark items excluded from simulation		Draw 'X's over items which have been excluded from simulation
Next Symbol Unit		Open the next unit of the symbol
Previous Symbol Unit		Open the previous unit of the symbol
Remap Legacy Library Symbols...		Remap library symbol references in legacy schematics to the symbol library table
Repair Schematic		Run various diagnostics and attempt to repair schematic
Rescue Symbols...		Find old symbols in project and rename/rescue them
Save Current Sheet Copy As...		Save a copy of the current sheet to another location or name



Action	Default Hotkey	Description
Exclude from Bill of Materials		Set the exclude from bill of materials attribute
Exclude from Board		Set the exclude from board attribute
Exclude from Simulation		Set the exclude from simulation attribute
Show Directive Labels		
Show ERC Errors		Show markers for electrical rules checker errors
Show ERC Exclusions		Show markers for excluded electrical rules checker violations
Show ERC Warnings		Show markers for electrical rules checker warnings
Show Hidden Fields		
Show Hidden Pins		
Net Navigator		Show/hide the net navigator
Show OP Currents		Show operating point current data from simulation
Show OP Voltages		Show operating point voltage data from simulation
Switch to PCB Editor		Open PCB in board editor
Simulator		Show simulation window for running SPICE or IBIS simulations.
Show Pin Alternate Icons		Show indicator icons for pins with alternate modes
Hierarchy Navigator	Ctrl + H	Show/hide the schematic sheet hierarchy navigator
Symbol Checker		Show the symbol checker window
Compare Symbol with Library		Show differences between schematic symbol and its library equivalent
Electrical Rules Checker		Show the electrical rules checker window
Show Bus Syntax Help		


Action	Default Hotkey	Description
Draw Arcs		
Draw Bezier Curve		
Draw Circles		
Draw Rectangles		
Draw Rule Areas		
Draw Hierarchical Sheets	S	
Draw Sheet from Design Block		Copy design block into project as a sheet on current sheet
Draw Sheet from File		Copy sheet into project and draw on current sheet
Draw Tables		
Draw Text Boxes		
Import Sheet		Import sheet into project
Place Wire to Bus Entries	Z	
Place Directive Labels		
Place Design Block	Shift + B	Add selected design block to current sheet
Place Global Labels	Ctrl + L	
Place Hierarchical Labels	H	
Place Images		
Place Junctions	J	
Place Net Labels	L	
Place Next Symbol Unit		Place the next unit of the current symbol that is missing from the schematic
Place No Connect Flags	Q	

Action	Default Hotkey	Description
Sync Sheet Pins		Synchronize sheet pins and hierarchical labels
Draw Buses		
Draw Lines		
Draw Wires		
Switch Segment Posture		Switches posture of the current segment.
Undo Last Segment		Walks the current line back one segment.
Unfold from Bus		Break a wire out of a bus
Assign Netclass...		Assign a netclass to nets matching a pattern
Autoplace Fields		Runs the automatic placement algorithm on the symbol's (or sheet's) fields
Break		Divide into connected segments
Change Symbol...		Assign a different symbol from the library
Change Symbols...		Assign different symbols from the library
Cleanup Sheet Pins		Delete unreferenced sheet pins
Edit Footprint...		
Edit Reference Designator...		
Edit Text & Graphics Properties...		Edit text and graphics properties globally across schematic
Edit Value...		
Mirror Horizontally		Flips selected item(s) from left to right
Mirror Vertically		Flips selected item(s) from top to bottom
Pin Table...		Displays pin table for bulk editing of pins
Properties...		
Repeat Last Item		Duplicates the last drawn item

Action	Default Hotkey	Description
Swap	 + 	Swap positions of selected items
Symbol Properties...		
Change to Directive Label		Change existing item to a directive label
Change to Global Label		Change existing item to a global label
Change to Hierarchical Label		Change existing item to a hierarchical label
Change to Label		Change existing item to a label
Change to Text		Change existing item to a text comment
Change to Text Box		Change existing item to a text box
De Morgan Conversion		Switch between De Morgan representations
Update Symbol...		Update symbol to include any changes from the library
Update Symbols from Library...		Update symbols to include any changes from the library
Drag		Move items while keeping their connections
Move		
Select Connection	 + 	Select a complete connection
Select Node	 + 	Select a connection item under the cursor
Navigate Back	 + 	Move backward in sheet navigation history
Change Sheet		Change to provided sheet's contents in the schematic editor
Enter Sheet		Display the selected sheet's contents in the schematic editor
Navigate Forward	 + 	Move forward in sheet navigation history
Leave Sheet	 + 	Display the parent sheet in the schematic editor
Next Sheet		Move to next sheet by number
Previous Sheet		Move to previous sheet by number
Navigate Up	 + 	Navigate up one sheet in the hierarchy

Action	Default Hotkey	Description
Create Corner		
Remove Corner		
Properties...		Edit properies of design block
Delete Design Block		Remove the selected design block from its library
Save Selection as Design Block...		Create a new design block from the current selection
Save Current Sheet as Design Block...		Create a new design block from the current sheet
Design Blocks		Show/hide design blocks library
User-defined Signals...		Add, edit or delete user-defined simulation signals
New Analysis Tab...	Ctrl + N	Create a new tab containing a simulation analysis
Open Workbook...	Ctrl + O	Open a saved set of analysis tabs and settings
Probe Schematic...	P	Add a simulator probe
Run Simulation	R	
Save Workbook	Ctrl + S	Save the current set of analysis tabs and settings
Save Workbook As...	Ctrl + Shift + S	Save the current set of analysis tabs and settings to another location
Show SPICE Netlist		
Edit Analysis Tab...		Edit the current analysis tab's SPICE command and plot setup
Stop Simulation		
Add Tuned Value...	T	Select a value to be tuned
Export Current Plot as CSV...		
Export Current Plot as PNG...		
Export Current Plot to Schematic		
















Action	Default Hotkey	Description
Show Legend		
Draw Lines		Draw connected graphic lines
Draw Polygons		
Draw Text Boxes		
Move Symbol Anchor		
Draw Pins		
Draw Text		
Add Symbol to Schematic		Add the current symbol to the schematic
Copy		
Cut		
Delete Symbol		Remove the selected symbol from its library
Derive from Existing Symbol...		Create a new symbol, derived from an existing symbol
Duplicate Symbol		
Edit Symbol		Show selected symbol on editor canvas
Export Symbol as SVG...		Create SVG file from the current symbol
Export View as PNG...		Create PNG file from the current view
Import Symbol...		Import a symbol to the current library
New Symbol...		Create a new symbol in an existing library
Paste Symbol		
Rename Symbol...		

Action	Default Hotkey	Description
Save Library As...		Save the current library to a new file
Save As...		Save the current symbol to a different library or name
Save Copy As...		Save a copy of the current symbol to a different library or name
Set Unit Display Name...		Set the display name for a particular unit in a multi-unit symbol
Show Pin Electrical Types		Annotate pins with their electrical types
Show Hidden Fields		
Show Hidden Pins		
Show Pin Numbers		Annotate pins with their numbers
Synchronized Pins Mode		Synchronized Pins Mode When enabled propagates all changes (except pin numbers) to other units. Enabled by default for multiunit parts with interchangeable units.
Update Symbol Fields...		Update symbol to match changes made in parent symbol

通用

以下操作可在 KiCad 中使用，包括在原理图编辑器中。可以在偏好设置的 **快捷键** 页面将快捷键分配给这些操作中的任何一个。

Action	Default Hotkey	Description
Refresh Plugins		Reload all python plugins and refresh plugin menus
Exclude Marker		Mark current violation in Checker window as an exclusion
Next Marker		
Previous Marker		
Add Library...		Add an existing library folder
Center Justify		Center-justify fields and text items



Action	Default Hotkey	Description
Pan to Center Selected Objects		
Collapse All		
Click		Performs left mouse button click
Double-click		Performs left mouse button double-click
Cursor Down		
Cursor Down Fast		
Cursor Left		
Cursor Left Fast		
Cursor Right		
Cursor Right Fast		
Cursor Up		
Cursor Up Fast		
Grid Origin...		Set the grid origin point
Edit Grids...		Edit grid definitions
Expand All		
Switch to Fast Grid 1		
Switch to Fast Grid 2		
Cycle Fast Grid		
Switch to Next Grid		
Switch to Previous Grid		
Reset Grid Origin		
Grid Origin		Place the grid origin point
Hide Library Tree		
Inactive Layer View Mode		Toggle inactive layers between normal and dimmed

Action	Default Hotkey	Description
Inches		
Left Justify		Left-justify fields and text items
Focus Library Tree Search Field	Ctrl + L	
Snap to Objects on the Active Layer Only		Enables snapping to objects on the active layer only
Snap to Objects on All Layers		Enables snapping to objects on all visible layers
Toggle Snapping Between Active and All Layers	Shift + S	Toggles between snapping on all visible layers and only the active area
Millimeters		
Mils		
New...	Ctrl + N	Create a new document in the editor
New Library...		Create a new library folder
Open...	Ctrl + O	Open existing document
Open in file explorer...		Open a library file with system file explorer
Edit in a Text Editor...		Open a library file with a text editor
Page Settings...		Settings for paper size and title block info
Pan Down	Shift + Down	
Pan Left	Shift + Left	
Pan Right	Shift + Right	
Pan Up	Shift + Up	
Pin Library		Keep the library at the top of the list
Plot...		
Print...	Ctrl + P	
Quit		Close the current editor

Action	Default Hotkey	Description
Save	Ctrl + S	Save changes
Save All		Save all changes
Save As...	Ctrl + Shift + S	Save current document to another location
Save a Copy...		Save a copy of the current document to another location
Select Columns...		
3D Viewer	Alt + 3	Show 3D viewer window
Show Context Menu		Perform the right-mouse-button action
Show Datasheet	D	Open the datasheet in a browser
Footprint Library Browser		
Footprint Editor		Create, delete and edit board footprints
Library Tree		
Switch to Project Manager		Show project window
Properties		Show/hide the properties manager
Symbol Library Browser		
Symbol Editor		Create, delete and edit schematic symbols
Draw Bounding Boxes		
Always Show Crosshairs	Ctrl + Shift + X	Display crosshairs even when not drawing objects
Full-Window Crosshairs		Switch display of full-window crosshairs
Show Grid		Display background grid in the edit window
Grid Overrides	Ctrl + Shift + G	Enables item-specific grids that override the current grid
Polar Coordinates		Switch between polar and cartesian coordinate systems
Switch units	Ctrl + U	Switch between imperial and metric units

Action	Default Hotkey	Description
Update Schematic from PCB...		Update schematic with changes made to PCB
Center on Cursor	F4	
Zoom to Objects	Ctrl + Home	
Zoom to Fit	Home	
Zoom to Selected Objects		
Zoom In at Cursor	F1	
Zoom In		
Zoom In Horizontally		Zoom in horizontally the plot area
Zoom In Vertically		Zoom in vertically the plot area
Zoom Out at Cursor	F2	
Zoom Out		
Zoom Out Horizontally		Zoom out horizontally the plot area
Zoom Out Vertically		Zoom out vertically the plot area
Refresh	F5	
Zoom to Selection	Ctrl + F5	
Embedded Files		Manage embedded files
Extract File		Extract an embedded file
Remove File		Remove an embedded file
Cancel		Cancel current tool
Copy	Ctrl + C	Copy selected item(s) to clipboard
Copy as Text	Ctrl + Shift + C	Copy selected item(s) to clipboard as text
Cut	Ctrl + X	Cut selected item(s) to clipboard

Action	Default Hotkey	Description
Find Next		
Find Next Marker	+ +	
Find Previous	+	
Finish		Finish current tool
Measure Tool	+ +	Interactively measure distance between points
Paste	+	Paste item(s) from clipboard
Paste Special...		Paste item(s) from clipboard with options
Redo	+	
Replace All		
Replace and Find Next		
Search	+	Show/hide the search panel
Select All	+	Select all items on screen
Undo	+	
Unselect All	+ +	Unselect all items on screen
Select Row(s)		Select complete row(s) containing the current selected cell(s)
Select Column(s)		Select complete column(s) containing the current selected cell(s)
Select Table		Select parent table of selected cell(s)
Select item(s)		
About KiCad		
Configure Paths...		Edit path configuration environment variables
Donate		Open "Donate to KiCad" in a web browser
Get Involved		Open "Contribute to KiCad" in a web browser
Getting Started with KiCad		Open “Getting Started in KiCad” guide for beginners
Help		Open product documentation in a web browser

Action	Default Hotkey	Description
Preferences...	 + 	Show preferences for all open tools
Report Bug		Report a problem with KiCad
Manage Design Block Libraries...		Edit the global and project design block library lists
Manage Footprint Libraries...		Edit the global and project footprint library lists
Manage Symbol Libraries...		Edit the global and project symbol library lists
Add Column After		Insert a new table column after the selected cell(s)
Add Column Before		Insert a new table column before the selected cell(s)
Add Row Above		Insert a new table row above the selected cell(s)
Add Row Below		Insert a new table row below the selected cell(s)
Delete Column(s)		Delete columns containing the currently selected cell(s)
Delete Row(s)		Delete rows containing the currently selected cell(s)
Merge Cells		Turn selected table cells into a single cell
Unmerge Cells		Turn merged table cells back into separate cells.