Z-8T(Tt ARM Juno development board (r0)arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp Zjuno:uartclkm2clk48mhz fixed-clock=Jl Zclk48mhzm6clk50mhz fixed-clock=JZsmc_clkmrefclk100mhz fixed-clock=J Zapb_pclkmrefclk400mhz fixed-clock=Jׄ Zfaxi_clkm,timer@2a810000arm,armv7-timer-memu*J"1y disabledframe@2a830000 <u*mhu@2b1f0000arm,mhuarm,primecellu+$#mhu_lpri_rxmhu_hpri_rx apb_pclkm(iommu@2b500000arm,mmu-401arm,smmu-v1u+P(( disabledm'iommu@2b600000arm,mmu-401arm,smmu-v1u+`**m interrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@u,, , , " 1  ?y,mv2m@0arm,gic-v2m-frame/um&timerarm,armv8-timer0 ?? ? ?etf@20010000 arm,coresight-tmcarm,primecellu  apb_pclkports"1port@0uendpoint>Import@1uendpointIm%tpiu@20030000!arm,coresight-tpiuarm,primecellu  apb_pclkportendpoint>Im#funnel@20040000#arm,coresight-funnelarm,primecellu  apb_pclkports"1port@0uendpointImport@1uendpoint>I mport@2uendpoint>I mport@3uendpoint>I metr@20070000 arm,coresight-tmcarm,primecellu Y  apb_pclkportendpoint>I m$stm@20100000 arm,coresight-stmarm,primecell u (`stm-basestm-stimulus-base apb_pclkportendpointIm cpu-debug@22010000&arm,coresight-cpu-debugarm,primecellu" apb_pclkjetm@22040000"arm,coresight-etm4xarm,primecellu" apb_pclkjportendpointImfunnel@220c0000#arm,coresight-funnelarm,primecellu"  apb_pclkports"1port@0uendpointIm port@1uendpoint>Import@2uendpoint>Imcpu-debug@22110000&arm,coresight-cpu-debugarm,primecellu" apb_pclkjetm@22140000"arm,coresight-etm4xarm,primecellu" apb_pclkjportendpointImcpu-debug@23010000&arm,coresight-cpu-debugarm,primecellu# apb_pclkjetm@23040000"arm,coresight-etm4xarm,primecellu# apb_pclkjportendpointImfunnel@230c0000#arm,coresight-funnelarm,primecellu#  apb_pclkports"1port@0uendpointIm port@1uendpoint>Import@2uendpoint>Import@3uendpoint>Im port@4uendpoint>Im"cpu-debug@23110000&arm,coresight-cpu-debugarm,primecellu# apb_pclkjetm@23140000"arm,coresight-etm4xarm,primecellu# apb_pclkjportendpointImcpu-debug@23210000&arm,coresight-cpu-debugarm,primecellu#! apb_pclkjetm@23240000"arm,coresight-etm4xarm,primecellu#$ apb_pclkjportendpointI mcpu-debug@23310000&arm,coresight-cpu-debugarm,primecellu#1 apb_pclkj!etm@23340000"arm,coresight-etm4xarm,primecellu#4 apb_pclkj!portendpointI"mreplicator@20120000/arm,coresight-dynamic-replicatorarm,primecellu  apb_pclkports"1port@0uendpointI#mport@1uendpointI$m port@2uendpoint>I%msram@2e000000arm,juno-sram-nsmmio-sramu."1y.scp-shmem@0arm,juno-scp-shmemuscp-shmem@200arm,juno-scp-shmemum)pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericnpciu@z"1Ty_PPB@@ & disabled'scpi arm,scpi()clocksarm,scpi-clocksscpi-dvfsarm,scpi-dvfs-clocks= Zatlclkaplclkgpuclkm?scpi-clkarm,scpi-variable-clocks=Zpxlclkm.scpi-power-domainsarm,scpi-power-domainsmsensorsarm,scpi-sensorsm*thermal-zonespmic+9dO*soc+9dO*big_cluster+9dO* disabledlittle_cluster+9dO* disabledgpu0+9dO* disabledgpu1+9dO* disablediommu@7fb00000arm,mmu-401arm,smmu-v1u__ disabledm+iommu@7fb10000arm,mmu-401arm,smmu-v1uccm-iommu@7fb20000arm,mmu-401arm,smmu-v1uaam0iommu@7fb30000arm,mmu-401arm,smmu-v1ueem5dma@7ff00000arm,pl330arm,primecellu_jx lXYZ[\lmnoHY+++++++++, apb_pclkhdlcd@7ff50000 arm,hdlcdu ]Y-.pxlclkporthdlcd1-endpointI/m4hdlcd@7ff60000 arm,hdlcdu UY0.pxlclkporthdlcd0-endpointI1m3uart@7ff80000arm,pl011arm,primecellu S2uartclkapb_pclki2c@7ffa0000snps,designware-i2cu"1 hJhdmi-transmitter@70 nxp,tda998xupporttda998x-0-endpointI3m1hdmi-transmitter@71 nxp,tda998xuqporttda998x-1-endpointI4m/ohci@7ffb0000 generic-ohciu tY56ehci@7ffc0000 generic-ehciu uY56memory-controller@7ffd0000arm,pl354arm,primecelluVW apb_pclkmemory@80000000nmemory usmb@8000000 simple-bus"1xy   DEF    clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzm<clk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzm8refclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzm;refclk32khz fixed-clock=JZjuno_mb:refclk32khzm:motherboardarm,vexpress,v2p-p1simple-bus"1 y V2M-JunoRrs1mcc-sb-3v3regulator-fixed MCC_SB_3V32Z2Zm9gpio_keys gpio-keys"1power-button2-;tFPOWER L7home-button2-;fFHOME L7rlock-button2-;FRLOCK L7vol-up-button2-;sFVOL+ L7vol-down-button2-;rFVOL- L7nmi-button2-;cFNMI L7flash@0,00000000arm,vexpress-flashcfi-flashRafs uc disabledethernet@2,00000000smsc,lan9118smsc,lan9115 unmiiw899iofpga@3,00000000 simple-bus"1y sysctl@20000arm,sp810arm,primecellu :;<refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 ====;;;;m=apbregs@10000sysconsimple-mfduled0register-bit-led Fvexpress:0 heartbeatonled1register-bit-led Fvexpress:1mmc0offled2register-bit-led Fvexpress:2cpu0offled3register-bit-led Fvexpress:3cpu1offled4register-bit-led Fvexpress:4cpu2offled5register-bit-led  Fvexpress:5cpu3offled6register-bit-led@ Fvexpress:6offled7register-bit-led Fvexpress:7offmmci@50000arm,pl180arm,primecellu*9<mclkapb_pclkkmi@60000arm,pl050arm,primecellu<KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellu<KMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecellu<wdogclkapb_pclktimer@110000arm,sp804arm,primecellu ==<timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellu ==<timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellu apb_pclkgpio@1d0000arm,pl061arm,primecellu apb_pclk6F m7tlx@60000000 simple-bus"1y`  aliasesR/uart@7ff80000chosenZserial0:115200n8psci arm,psci-0.2fsmccpus"1cpu-mapcluster0core0jcore1jcluster1core0jcore1jcore2jcore3j!idle-states marm,pscicpu-sleep-0arm,idle-statez,m@cluster-sleep-0arm,idle-statez mAcpu@0arm,cortex-a57arm,armv8uncpupsci@@-:>?K@A[mcpu@1arm,cortex-a57arm,armv8uncpupsci@@-:>?K@A[mcpu@100arm,cortex-a53arm,armv8uncpupsci@@-:B?K@A[Bmcpu@101arm,cortex-a53arm,armv8uncpupsci@@-:B?K@A[Bmcpu@102arm,cortex-a53arm,armv8uncpupsci@@-:B?K@A[Bmcpu@103arm,cortex-a53arm,armv8uncpupsci@@-:B?K@A[Bm!l2-cache0cache @m>l2-cache1cache@mBpmu_a57arm,cortex-a57-pmunpmu_a53arm,cortex-a53-pmu0n! modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregrangesstatusframe-numberinterruptsinterrupt-names#mbox-cellsclocksclock-names#iommu-cells#global-interruptsdma-coherentpower-domains#interrupt-cellsinterrupt-controllermsi-controllerslave-moderemote-endpointiommusreg-namescpudevice_typebus-rangelinux,pci-domaininterrupt-map-maskinterrupt-mapmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsarm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce_intervalwakeup-sourcelinux,codelabelgpioslinux,part-probebank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity