Ð þí884,(ì3ôV2P-CA9‘" arm,vexpress,v2p-ca9arm,vexpress+<Kchosenaliases.W/smb/motherboard/iofpga@7,00000000/uart@09000._/smb/motherboard/iofpga@7,00000000/uart@0a000.g/smb/motherboard/iofpga@7,00000000/uart@0b000.o/smb/motherboard/iofpga@7,00000000/uart@0c000-w/smb/motherboard/iofpga@7,00000000/i2c@16000-|/smb/motherboard/iofpga@7,00000000/i2c@02000cpus<Kcpu@0cpu arm,cortex-a9‘¢¨cpu@1cpu arm,cortex-a9‘¢¨cpu@2cpu arm,cortex-a9‘¢ ¨ cpu@3cpu arm,cortex-a9‘¢ ¨ memory@60000000memory`@clcd@10020000 arm,pl111arm,primecell °combined À,ËÒclcdclkapb_pclkÞ¿¤€portendpointó ¢¨panel panel-dpiportendpointó¢¨panel-timingÈï_-5˜A0NhX`lymemory-controller@100e0000 arm,pl341arm,primecellË Òapb_pclkmemory-controller@100e1000 arm,pl354arm,primecellÀ-.Ë Òapb_pclktimer@100e4000 arm,sp804arm,primecell@À01ËÒtimclkapb_pclk ƒdisabledwatchdog@100e5000 arm,sp805arm,primecellP À3ËÒwdogclkapb_pclkscu@1e000000 arm,cortex-a9-scuXtimer@1e000600 arm,cortex-a9-twd-timer  À watchdog@1e000620 arm,cortex-a9-twd-wdt  Àinterrupt-controller@1e001000 arm,cortex-a9-gicŠ<›¢¨cache-controller@1e00a000 arm,pl310-cache  À+°¾ Ê Û¢¨pmu arm,cortex-a9-pmu0À<=>?ë dcc arm,vexpress,config-busþ osc@0 arm,vexpress-osc2ÉÀúð€= Jextsaxiclkosc@1 arm,vexpress-osc2˜–€Ä´=Jclcdclk¢¨osc@2 arm,vexpress-osc2÷Š@õá= Jtcrefclk¢¨volt@0 arm,vexpress-volt]VD10l€VD10volt@1 arm,vexpress-volt]VD10_S2l€VD10_S2volt@2 arm,vexpress-volt]VD10_S3l€VD10_S3volt@3 arm,vexpress-volt]VCC1V8l€VCC1V8volt@4 arm,vexpress-volt]DDR2VTTl€DDR2VTTvolt@5 arm,vexpress-volt]VCC3V3l€VCC3V3amp@0 arm,vexpress-amp€VD10_S2amp@1 arm,vexpress-amp€VD10_S3power@0 arm,vexpress-power  €PVD10_S2power@1 arm,vexpress-power  €PVD10_S3smb simple-bus<KP†@DHLŠ ?´             !!""##$$%%&&''(())**motherboardV2M-P1 arm,vexpress,v2m-p1simple-bus<KŠ†flash@0,00000000 arm,vexpress-flashcfi-flash®psram@2,00000000 arm,vexpress-psrammtd-ram ®vram@3,00000000 arm,vexpress-vram €¢¨ethernet@3,02000000 smsc,lan9118smsc,lan9115 À¹miiÂÏä÷  usb@3,03000000 nxp,usb-isp1761 Àiofpga@7,00000000 arm,amba-bussimple-bus<K†sysreg@00000 arm,vexpress-sysreg¢ ¨ sys_led@08 arm,vexpress-sysreg,sys_led/¢¨sys_mci@48 arm,vexpress-sysreg,sys_mci/¢¨sys_flash@4c arm,vexpress-sysreg,sys_flash/sysctl@01000 arm,sp810arm,primecell Ë Òrefclktimclkapb_pclk=0Jtimerclken0timerclken1timerclken2timerclken3 ;K¢¨i2c@02000 arm,versatile-i2c <Kpcie-switch@60 idt,89hpes32h8`aaci@04000 arm,pl041arm,primecell@À Ë Òapb_pclkmmci@05000 arm,pl180arm,primecellPÀ  b kt·‚ ËÒmclkapb_pclkkmi@06000 arm,pl050arm,primecell`À ËÒKMIREFCLKapb_pclkkmi@07000 arm,pl050arm,primecellpÀ ËÒKMIREFCLKapb_pclkuart@09000 arm,pl011arm,primecellÀËÒuartclkapb_pclkuart@0a000 arm,pl011arm,primecell ÀËÒuartclkapb_pclkuart@0b000 arm,pl011arm,primecell°ÀËÒuartclkapb_pclkuart@0c000 arm,pl011arm,primecellÀÀËÒuartclkapb_pclkwdt@0f000 arm,sp805arm,primecellðÀË Òwdogclkapb_pclktimer@11000 arm,sp804arm,primecellÀËÒtimclken1timclken2apb_pclktimer@12000 arm,sp804arm,primecell ÀËÒtimclken1timclken2apb_pclki2c@16000 arm,versatile-i2c`<Kdvi-transmitter@39 sil,sii9022-tpisil,sii90229dvi-transmitter@60 sil,sii9022-cpisil,sii9022`rtc@17000 arm,pl031arm,primecellpÀË Òapb_pclkcompact-flash@1a000 arm,vexpress-cfata-generic ¡Žclcd@1f000 arm,pl111arm,primecellð °combinedÀËÒclcdclkapb_pclk˜ÞG°portendpointó ¢¨panel panel-dpiportendpointó¢¨panel-timing€#Ø-€5(AN`Xà` l yfixedregulator@0 regulator-fixed]3V3¦2Z ¾2Z l¢ ¨ clk24mhz fixed-clock=n6 Jv2m:clk24mhz¢¨refclk1mhz fixed-clock=B@Jv2m:refclk1mhz¢¨refclk32khz fixed-clock=€Jv2m:refclk32khz¢ ¨ leds gpio-ledsuser@1€v2m:green:user1 e Öheartbeatuser@2€v2m:green:user2 eÖmmc0user@3€v2m:green:user3 eÖcpu0user@4€v2m:green:user4 eÖcpu1user@5€v2m:green:user5 eÖcpu2user@6€v2m:green:user6 eÖcpu3user@7€v2m:green:user7 eÖcpu4user@8€v2m:green:user8 eÖcpu5mcc arm,vexpress,config-busþ osc@0 arm,vexpress-osc2}x@“‡= Jv2m:oscclk0osc@1 arm,vexpress-osc2jepßÒ@= Jv2m:oscclk1¢¨osc@2 arm,vexpress-osc2n6n6= Jv2m:oscclk2¢¨volt@0 arm,vexpress-volt]VIOl€VIOtemp@0 arm,vexpress-temp€MCCreset@0 arm,vexpress-resetmuxfpga@0 arm,vexpress-muxfpgashutdown@0 arm,vexpress-shutdownreboot@0 arm,vexpress-reboot dvimode@0 arm,vexpress-dvimode  modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3i2c0i2c1device_typeregnext-level-cachelinux,phandleinterrupt-namesinterruptsclocksclock-namesmax-memory-bandwidthremote-endpointarm,pl11x,tft-r0g0b0-padsclock-frequencyhactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-lenstatus#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,data-latencyarm,tag-latencyinterrupt-affinityarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-range#clock-cellsclock-output-namesregulator-nameregulator-always-onlabelrangesinterrupt-map-maskinterrupt-mapbank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellsassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftmemory-regionregulator-min-microvoltregulator-max-microvoltlinux,default-trigger