Ð þí@8ä(\¬Qualcomm IPQ8064/AP148 !qcom,ipq8064-ap148qcom,ipq8064,chosen=serial0:115200n8aliases#I/soc/gsbi@16300000/serial@16340000memoryQmemory]cpuscpu@0 !qcom,kraitaqcom,kpss-acc-v1Qcpu]o€‰cpu@1 !qcom,kraitaqcom,kpss-acc-v1Qcpu]o€‰l2-cache!cache’ž¤cpu-pmu!qcom,krait-pmu ¬ reserved-memory·nss@40000000]@¾smem@41000000]A ¾rsvd@41200000]A 0¾clockssleep_clk !fixed-clockÅ€Õž¤soc· !simple-buslpass@28100000!qcom,lpass-cpu âdisabledé $ðahbix-clkmi2s-osr-clkmi2s-bit-clk ¬Uülpass-irq-lpaif](  lpass-lpaifpinmux@800000!qcom,ipq8064-pinctrl]€@&2G ¬ž ¤ i2c4_pinmuxXgpio12gpio13]gsbi4fž ¤ spi_pinsž ¤ muxXgpio18gpio19gpio21]gsbi5s ‚interrupt-controller@2000000!qcom,msm-qgic22G] ž¤timer@200a000!qcom,kpss-timerqcom,msm-timer<¬] Å}x@€éðsleepŒclock-controller@2088000!qcom,kpss-acc-v1]€€ž¤clock-controller@2098000!qcom,kpss-acc-v1] €€ž¤regulator@2089000 !qcom,saw2]—ž¤regulator@2099000 !qcom,saw2] —ž¤gsbi@12480000!qcom,gsbi-v1.0.0¡]Hé €ðiface· âdisabled¬ serial@12490000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]IH ¬Ãé — € ðcoreiface âdisabledi2c@124a0000!qcom,i2c-qup-v1.1.1]J ¬Äé ‰ € ðcoreiface âdisabledgsbi@16300000!qcom,gsbi-v1.0.0¡]0é ‚ðiface·âok¬ ¸serial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]40 ¬˜é › ‚ ðcoreifaceâoki2c@16380000!qcom,i2c-qup-v1.1.1]8 ¬™é ‚ ðcoreifaceâokÅ @ Ìdefaultgsbi@1a200000!qcom,gsbi-v1.0.0¡] é ƒðiface·âok¬ ¸serial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]$  ¬šé ƒ ðcoreiface âdisabledi2c@1a280000!qcom,i2c-qup-v1.1.1]( ¬›é ƒ ðcoreiface âdisabledspi@1a280000!qcom,spi-qup-v1.1.1]( ¬›é ƒ ðcoreifaceâokÚúð€ Ìdefault ì m25p80@0 !s25fl256s1Úúð€]partition@0õrootfs]partition@1õscratch]sata-phy@1b400000!qcom,ipq806x-sata-phy]@é »ðcfgûâokž¤sata@29000000!qcom,ipq806x-ahcigeneric-ahci])€ ¬Ñ(é 2 µ º · ¸$ðslave_faceifacecorerxoobpmalive · ¸õáõá+ 0sata-phyâokqcom,ssbi@500000 !qcom,ssbi]P :pmic-arbiterclock-controller@900000!qcom,gcc-ipq8064]@ÕOž ¤ syscon@1a400000!qcom,tcsr-ipq8064syscon]@ž ¤ clock-controller@28000000!qcom,lcc-ipq8064](ÕOž¤ #address-cells#size-cellsmodelcompatibleinterrupt-parentstdout-pathserial0device_typeregenable-methodnext-level-cacheqcom,accqcom,sawcache-levellinux,phandleinterruptsrangesno-mapclock-frequency#clock-cellsstatusclocksclock-namesinterrupt-namesreg-namesgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctionbias-disabledrive-strengthbias-nonecpu-offsetregulatorcell-indexsyscon-tcsrqcom,modepinctrl-0pinctrl-namesspi-max-frequencycs-gpioslabel#phy-cellsassigned-clocksassigned-clock-ratesphysphy-namesqcom,controller-type#reset-cells