O8|8( |vscom,onriscti,am33xx&7OnRISC Baltos iR 5221chosenaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/can@481cc000/ocp/can@481d0000/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#/ocp/usb@47400000/usb-phy@47401300#/ocp/usb@47400000/usb-phy@47401b00&/ocp/ethernet@4a100000/slave@4a100200&/ocp/ethernet@4a100000/slave@4a100300memorymemorycpuscpu@0arm,cortex-a8cpu  '( *28*cpupmuarm,cortex-a8-pmusocti,omap-inframpu ti,omap3-mpumpuocp simple-bus'l3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus 'D(wkup_m3@100000ti,am3352-wkup-m3@  .umemdmemwkup_m38am335x-pm-firmware.elfG%M%prcm@200000 ti,am3-prcm @clocksclk_32768_ckU fixed-clockbGMclk_rc32k_ckU fixed-clockb}GMvirt_19200000_ckU fixed-clockb$G M virt_24000000_ckU fixed-clockbn6G!M!virt_25000000_ckU fixed-clockb}x@G"M"virt_26000000_ckU fixed-clockbG#M#tclkin_ckU fixed-clockbGMdpll_core_ckUti,am3-dpll-core-clock \hGMdpll_core_x2_ckUti,am3-dpll-x2-clockGMdpll_core_m4_ckUti,divider-clockr}GMdpll_core_m5_ckUti,divider-clockr}GMdpll_core_m6_ckUti,divider-clockr}dpll_mpu_ckUti,am3-dpll-clock  ,GMdpll_mpu_m2_ckUti,divider-clockr}dpll_ddr_ckUti,am3-dpll-no-gate-clock 4@GMdpll_ddr_m2_ckUti,divider-clockr}GMdpll_ddr_m2_div2_ckUfixed-factor-clockdpll_disp_ckUti,am3-dpll-no-gate-clock HTG M dpll_disp_m2_ckUti,divider-clock r}GMdpll_per_ckU!ti,am3-dpll-no-gate-j-type-clock pG M dpll_per_m2_ckUti,divider-clock r}G M dpll_per_m2_div4_wkupdm_ckUfixed-factor-clock dpll_per_m2_div4_ckUfixed-factor-clock cefuse_fckUti,gate-clock clk_24mhzUfixed-factor-clock G M clkdiv32k_ckUfixed-factor-clock G M clkdiv32k_ickUti,gate-clock LGMl3_gclkUfixed-factor-clockGMpruss_ocp_gclkU ti,mux-clock0mmu_fckUti,gate-clock timer1_fckU ti,mux-clock(timer2_fckU ti,mux-clock timer3_fckU ti,mux-clock  timer4_fckU ti,mux-clock timer5_fckU ti,mux-clock timer6_fckU ti,mux-clock timer7_fckU ti,mux-clock usbotg_fckUti,gate-clock |dpll_core_m4_div2_ckUfixed-factor-clockGMieee5000_fckUti,gate-clockwdt1_fckU ti,mux-clock8l4_rtc_gclkUfixed-factor-clockl4hs_gclkUfixed-factor-clockl3s_gclkUfixed-factor-clockl4fw_gclkUfixed-factor-clockl4ls_gclkUfixed-factor-clockG$M$sysclk_div_ckUfixed-factor-clockcpsw_125mhz_gclkUfixed-factor-clockGCMCcpsw_cpts_rft_clkU ti,mux-clock GDMDgpio0_dbclk_mux_ckU ti,mux-clock <GMgpio0_dbclkUti,gate-clockgpio1_dbclkUti,gate-clockgpio2_dbclkUti,gate-clockgpio3_dbclkUti,gate-clocklcd_gclkU ti,mux-clock  4GMmmc_clkUfixed-factor-clock gfx_fclk_clksel_ckU ti,mux-clock ,GMgfx_fck_div_ckUti,divider-clock,rsysclkout_pre_ckU ti,mux-clock GMclkout2_div_ckUti,divider-clockrGMdbg_sysclk_ckUti,gate-clockGMdbg_clka_ckUti,gate-clockGMstm_pmd_clock_mux_ckU ti,mux-clockGMtrace_pmd_clk_mux_ckU ti,mux-clockGMstm_clk_div_ckUti,divider-clockr@trace_clk_div_ckUti,divider-clockr@clkout2_ckUti,gate-clockclockdomainsclk_24mhz_clkdmti,clockdomainscm@210000ti,am3-scmsimple-bus!  '! pinmux@800pinctrl-single8 pinmux_mmc2_pins8 2$2(2,2227G:M:pinmux_wl12xx_gpioGLMLpinmux_tps65910_pinsx7G4M4pinmux_tca6416_pins7G6M6pinmux_i2c1_pinsX*\*G3M3pinmux_dcan1_pinsh l*G>M>pinmux_uart0_pinsp0tG,M,pinmux_uart1_pins@((x'|'''G-M-pinmux_uart2_pinsHP)T '04'8'<'7G0M0cpsw_default !$(<!@!D @D"HLPTX\"`"d"h"l"GEMEcpsw_sleep ''$'('<'@'D'@'D'H'L'P'T'X'\'`'d'h'l'GFMFdavinci_mdio_defaultH0LGGMGdavinci_mdio_sleepH'L'GHMHnandflash_pins_s0x000 00000p0t7|GJMJscm_conf@0sysconG<M<clockssys_clkin_ckU ti,mux-clock !"#@GMadc_tsc_fckUfixed-factor-clockdcan0_fckUfixed-factor-clockG;M;dcan1_fckUfixed-factor-clockG=M=mcasp0_fckUfixed-factor-clockmcasp1_fckUfixed-factor-clocksmartreflex0_fckUfixed-factor-clocksmartreflex1_fckUfixed-factor-clocksha0_fckUfixed-factor-clockaes0_fckUfixed-factor-clockrng_fckUfixed-factor-clockehrpwm0_tbclk@44e10664Uti,gate-clock$dehrpwm1_tbclk@44e10664Uti,gate-clock$dehrpwm2_tbclk@44e10664Uti,gate-clock$dwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc$$N.%7&'dma-router@f90ti,am335x-edma-crossbar@>I V(G7M7clockdomainsinterrupt-controller@48200000ti,am33xx-intcbwH GMedma@49000000ti,edma3-tpcctpccI .edma3_cc  'edma3_ccintemda3_mperredma3_ccerrintI@>)*+G(M(tptc@49800000ti,edma3-tptctptc0Ipedma3_tcerrintG)M)tptc@49900000ti,edma3-tptctptc1Iqedma3_tcerrintG*M*tptc@49a00000ti,edma3-tptctptc2Iredma3_tcerrintG+M+gpio@44e07000ti,omap4-gpiogpio1bwDp`G/M/gpio@4804c000ti,omap4-gpiogpio2bwHbG1M1gpio@481ac000ti,omap4-gpiogpio3bwH G.M.gpio@481ae000ti,omap4-gpiogpio4bwH>G2M2serial@44e09000ti,am3352-uartti,omap3-uartuart1blD Hokay((txrxdefault ,serial@48022000ti,am3352-uartti,omap3-uartuart2blH Iokay((txrxdefault - . !. +. 5. ?/  I/ serial@48024000ti,am3352-uartti,omap3-uartuart3blH@ Jokay((txrxdefault 0 1  !1  +1 51 ?2 I2serial@481a6000ti,am3352-uartti,omap3-uartuart4blH` , disabledserial@481a8000ti,am3352-uartti,omap3-uartuart5blH - disabledserial@481aa000ti,am3352-uartti,omap3-uartuart6blH . disabledi2c@44e0b000 ti,omap4-i2ci2c1DF disabledi2c@4802a000 ti,omap4-i2ci2c2HGokaydefault 3btps@2d-&1default 4 ti,tps65910S5_5k5w55555regulatorsregulator@0vrtcregulator@1vioregulator@2vdd1vdd_mpu t-GMregulator@3vdd2 vdd_core t0-regulator@4vdd3regulator@5vdig1regulator@6vdig2regulator@7vpllregulator@8vdacregulator@9 vaux1regulator@10 vaux2regulator@11 vaux33regulator@12 vmmcw@2ZG8M8regulator@13 vbbat24@50 at24,24c02?Pgpio@20 ti,tca6416 &/default 6i2c@4819c000 ti,omap4-i2ci2c3H disabledmmc@48060000ti,omap4-hsmmcmmc1HUl 77txrx@&Hokay8mmc@481d8000ti,omap4-hsmmcmmc2U((txrx&Hokay9default :wlcore@2 ti,wl1835&2mmc@47810000ti,omap4-hsmmcmmc3U&G disabledspinlock@480ca000ti,omap4-hwspinlockH  spinlockwdt@44e35000 ti,omap3-wdt wd_timer2DP[can@481cc000ti,am3352-d_cand_can0H ;fck <D4 disabledcan@481d0000ti,am3352-d_cand_can1H =fck <D7okaydefault >mailbox@480C8000ti,omap4-mailboxH MmailboxG&M&wkup_m3 # .G'M'timer@44e31000ti,am335x-timer-1msDCtimer19timer@48040000ti,am335x-timerHDtimer2timer@48042000ti,am335x-timerH Etimer3timer@48044000ti,am335x-timerH@\timer4Htimer@48046000ti,am335x-timerH`]timer5Htimer@48048000ti,am335x-timerH^timer6Htimer@4804a000ti,am335x-timerH_timer7Hrtc@44e3e000ti,am3352-rtcti,da830-rtcDKLrtcspi@48030000ti,omap4-mcspiHAUspi00((((tx0rx0tx1rx1 disabledspi@481a0000ti,omap4-mcspiH}Uspi10(*(+(,(-tx0rx0tx1rx1 disabledusb@47400000ti,am33xx-usbG@' usb_otg_hsokaycontrol@44e10620ti,am335x-usb-ctrl-moduleD DH.phy_ctrlwakeupokayG?M?usb-phy@47401300ti,am335x-usb-phyG@.phyokayc?G@M@usb@47401000ti,musb-am33xxokayG@G@ .mccontrolmcohostw @hAAAAAAAAAA A A A A AAAAAAAAAAA A A A A Arx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyG@.phyokayc?GBMBusb@47401800ti,musb-am33xxokayG@G@ .mccontrolmcootgw BhAAAAAAAAAAAAAAAAAAAAAAAAAAAAAArx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 G@G@ G@0G@@@#.gluecontrollerschedulerqueuemgrglue>okayGAMAepwmss@48300000ti,am33xx-pwmssH0epwmss0 disabled$'H0H0H0H0H0H0ecap@48300100ti,am33xx-ecapH0ecap0ecap0 disabledehrpwm@48300200ti,am33xx-ehrpwmH0ehrpwm0 disabledepwmss@48302000ti,am33xx-pwmssH0 epwmss1 disabled$'H0!H0!H0!H0!H0"H0"ecap@48302100ti,am33xx-ecapH0!/ecap1ecap1 disabledehrpwm@48302200ti,am33xx-ehrpwmH0"ehrpwm1 disabledepwmss@48304000ti,am33xx-pwmssH0@epwmss2 disabled$'H0AH0AH0AH0AH0BH0Becap@48304100ti,am33xx-ecapH0A=ecap2ecap2 disabledehrpwm@48304200ti,am33xx-ehrpwmH0Behrpwm2 disabledethernet@4a100000ti,am335x-cpswti,cpswcpgmac0CD fckcpts @ '.;KJJ&()*+'\<okaydefaultsleep EcFmmdio@4a101000ti,davinci_mdio davinci_mdiowB@Jokaydefaultsleep GcHGIMIslave@4a100200Irmiislave@4a100300I rgmii-txidcpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selDP .gmii-selocmcram@40300000 mmio-sram@0elm@48080000ti,am3352-elmH elmokayGKMKlcdc@4830e000ti,am33xx-tilcdcH0&$lcdc disabledtscadc@44e0d000ti,am3359-tscadcD&adc_tsc disabledtscti,am3359-tscadcti,am3359-adcgpmc@50000000ti,am3352-gpmcgpmcP d (4rxtxokaydefault J'nand@0,0 bch8 polled2trueCUft,,",(6@R'R8trueJtrue]t(Ksham@53100000ti,omap4-shamshamSm ($rxokayaes@53500000 ti,omap4-aesaesSPg((txrxokaymcasp@48038000ti,am33xx-mcasp-audiomcasp0H F@.mpudatPQtxrx disabled(( txrxmcasp@4803C000ti,am33xx-mcasp-audiomcasp1H F@@.mpudatRStxrx disabled( ( txrxrng@48310000 ti,omap4-rngrngH1 ofixedregulator@0regulator-fixedvbatLK@LK@-G5M5fixedregulator@2default Lregulator-fixedvwl12712Z2Z 2p G9M9 #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d_can0d_can1usb0usb1phy0phy1ethernet0ethernet1device_typeregoperating-pointsvoltage-toleranceclocksclock-namesclock-latencycpu0-supplyinterruptsti,hwmodsrangesreg-namesti,pm-firmwarelinux,phandle#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shiftti,index-power-of-twopinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsti,no-reset-on-initstatusdmasdma-namespinctrl-namespinctrl-0dtr-gpiosdsr-gpiosdcd-gpiosrng-gpioscts-gpiosrts-gpiosvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyti,en-ck32k-xtalregulator-compatibleregulator-always-onregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onpagesizeti,dual-voltti,needs-special-resetti,needs-special-hs-handlingvmmc-supplyti,non-removablebus-widthcap-power-off-card#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,spi-num-csti,ctrl_moddr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizeno_bd_ramrx_descsmac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftsysconpinctrl-1dual_emacbus_freqmac-addressphy_idphy-modedual_emac_res_vlanrmii-clock-ext#io-channel-cellsti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optti,nand-xfer-typegpmc,device-nandgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wait-on-readgpmc,wait-on-writegpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,clk-activation-nsgpmc,wait-monitoring-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nselm_idgpiostartup-delay-usenable-active-high