8 (,Sipeed Lichee Zero Plus52sipeed,lichee-zero-plussochip,s3allwinner,sun8i-v3cpuscpu@02arm,cortex-a7=cpuIMdisplay-engine#2allwinner,sun8i-v3s-display-engineT hdisabledtimer2arm,armv7-timer0o   clockszosc24M_clk 2fixed-clockn6Posc24M osc32k_clk 2fixed-clockP ext-osc32ksoc 2simple-buszclock@10000002allwinner,sun8i-v3s-de2-clkIM#?busmod"mixer@11000002allwinner,sun8i-v3s-de2-mixerIMbusmodрportsport@1Iendpoint lcd-controller@1c0c0002allwinner,sun8i-v3s-tconI oVM!@ ahbtcon-ch0tcon-pixel-clocklcd hdisabledportsport@0Iendpoint port@1Immc@1c0f0002allwinner,sun7i-a20-mmcI M-/.ahbmmcoutputsampleahb o<)default7hokayAKUmmc@1c100002allwinner,sun7i-a20-mmcI M021ahbmmcoutputsampleahb o=)default7  hdisabledmmc@1c110002allwinner,sun7i-a20-mmcI M354ahbmmcoutputsample ahb o> hdisabledusb@1c190002allwinner,sun8i-h3-musbIM oGamcq vusb hokay peripheralphy@1c194002allwinner,sun8i-v3s-usb-phyI,phy_ctrlpmu0M8 usb0_phy usb0_resethokay  clock@1c200002allwinner,sun8i-v3-ccuI M  hoscloscrtc@1c204002allwinner,sun8i-v3-rtcITo()Mosc32kosc32k-out pinctrl@1c208002allwinner,sun8i-v3-pinctrlIoM% apbhosclosc i2c0-pinsPB6PB7i2c0uart0-pb-pinsPB8PB9uart0mmc0-pinsPF0PF1PF2PF3PF4PF5mmc0mmc1-pinsPG0PG1PG2PG3PG4PG5mmc1 spi0-pinsPC0PC1PC2PC3spi0timer@1c20c002allwinner,sun8i-v3s-timerI $oM watchdog@1c20ca02allwinner,sun6i-a31-wdtI  oM lradc@1c228002allwinner,sun4i-a10-lradc-keysI( o hdisabledserial@1c280002snps,dw-apb-uartI€ o",M(1hokay7)defaultserial@1c284002snps,dw-apb-uartI„ o",M)2 hdisabledserial@1c288002snps,dw-apb-uartIˆ o",M*3 hdisabledi2c@1c2ac002allwinner,sun6i-a31-i2cI¬ oM&.)default7 hdisabledi2c@1c2b0002allwinner,sun6i-a31-i2cI° oM'/ hdisabledspi@1c680002allwinner,sun8i-h3-spiIƀ oAM7ahbmod)default7 hdisabledinterrupt-controller@1c81000 2arm,gic-400 I @ `  o aliases9/soc/serial@1c28000chosenAserial0:115200n8vcc3v32regulator-fixedMvcc3v3\2Zt2Z #address-cells#size-cellsinterrupt-parentmodelcompatibledevice_typeregclocksallwinner,pipelinesstatusinterruptsranges#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleclock-namesresets#reset-cellsassigned-clocksassigned-clock-ratesremote-endpointreset-namespinctrl-namespinctrl-0broken-cdbus-widthvmmc-supplyinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthserial0stdout-pathregulator-nameregulator-min-microvoltregulator-max-microvolt